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Abstract
Threshold voltage instability has become a major IC reliability concern for sub-micron 
CMOS process technology. In the past, VTH Stability test is commonly used by the wafer 
fabrication plant to have a quick assessment on this reliability concern during process 
qualification,  due  to  its  simple  test  procedure.  In  recent  years,  Negative  Bias 
Temperature Instability (NBTI) test has been used extensively to characterize not only 
the threshold voltage, but also other transistor parameters. The NBTI test consists of 
interim measurements at high temperature during stress, allowing degradation behavior 
to  be  studied  in  more  detail  than  VTH Stability  test.  This  experimental  study  has 
demonstrated the capability in measuring transistor parametric at high temperature for 
NBTI characterization. The conventional DC NBTI stress tests are performed on 0.18 
µm pMOSFET with a gate oxide thickness of 2.9 nm, fabricated on 0.18 µm Dual Gate 
CMOS  process.  Data  analysis  on  parametric  degradation  behavior  indicates  that 
increase in interface states play a dominant role and the extracted n exponent matches 
the analytically derived value from the Reaction-Diffusion model. Also, the results from 
this conventional DC NBTI stress show that degradation seen on saturation mode is less 
severe than the degradation on linear  mode of pMOSFET operation.  This is  further 
confirmed by analysis of lifetime extrapolation which shows the IDSAT (saturation mode) 
lifetime  is  2  order  of  magnitudes  higher  than  VTEXT/VTCI (linear  mode)  lifetime. 
Additional analysis  shows that VTCI is the most sensitive parameter to be monitored 
during NBTI stress and will  be used as the key parameter in the later stage of this  
experimental  study.  From further  experimental  work,  it  can  be seen  that  NBTI test 
allows a deeper understanding of pMOSFET parametric degradation behavior than VTH
Stability test,  that shows a strong dependence of NBTI degradation on temperature, 
ii
channel length and gate oxide thickness variation. In addition, the proposed Optimized 
ID-VG sweep  measurement  method  is  shown  to  generate  a  more  accurate  lifetime 
extraction and can easily be implemented in wafer fabrication plant without additional 
hardware  or  software.  This  method  is  applicable  for  process  development,  process 
qualification and periodical monitoring for NBTI degradation performance during mass 
production. 
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Abstrak
Ketidakstabilan voltan ambang telah menjadi kebimbangan utama kebolehpercayaan IC 
untuk  proses  teknologi  sub-mikron  CMOS. Biasanya,  ujian  Kestabilan  VTH (VTH 
Stability) digunakan oleh pengeluar wafer terfabrikasi semasa proses kelayakan untuk 
mendapatkan penilaian yang cepat pada peringkat kebolehpercayaan, disebabkan oleh 
prosedur ujian yang mudah. Kebelakangan ini, ujian Bias Ketakstabilan Suhu Negatif 
(NBTI) telah digunakan secara meluas untuk mencirikan bukan sahaja voltan ambang, 
tetapi juga parameter transistor lain.  Ujian NBTI terdiri daripada ukuran interim pada 
suhu yang tinggi semasa tekanan voltan, membenarkan tingkah laku degradasi untuk 
dikaji  dengan lebih  terperinci  daripada  ujian  Kestabilan  VTH.  Kajian  eksperimen ini 
telah menunjukkan keupayaan dalam mengukur parameter transistor pada suhu yang 
tinggi untuk pencirian NBTI. Ujian tekanan DC konvensional NBTI telah dilaksanakan 
ke  atas  pMOSFET 0.18  μm  dengan  ketebalan  oksida  Get  sebanyak  2.9  nm,  yang 
dibentuk dengan proses CMOS 0.18 μm Dwi-Get.  Analisis data tentang tingkah laku 
degradasi  berparameter  menunjukkan bahawa peningkatan  dalam ruang antara-muka 
memainkan peranan yang dominan dan eksponen n yang diekstrak sepadan dengan nilai 
analitis  yang  diperolehi  daripada  model  Reaksi-Resapan.  Selain  itu,  hasil  daripada 
NBTI  DC konvensional  ini  menunjukkan  bahawa degradasi  yang  dilihat  pada  mod 
ketepuan kurang daripada  degradasi  pada  mod linear  operasi  pMOSFET.  Ini  adalah 
disahkan dengan analisis  penentuluaran  jangka hayat  yang menunjukkan hayat  IDSAT 
(mod ketepuan) adalah 2 tertib magnitud lebih tinggi daripada hayat VTEXT / VTCI  (mod 
linear). Analisis tambahan menunjukkan bahawa VTCI merupakan parameter yang paling 
sensitif  yang dipantau semasa tekanan NBTI dan akan digunakan sebagai parameter 
utama dalam peringkat kajian lanjutan eksperimen ini. Dari kerja uji kajian yang lanjut, 
iv
ia boleh dilihat bahawa ujian NBTI membolehkan pemahaman yang lebih mendalam 
untuk tingkah laku degradasi berparameter pMOSFET daripada ujian Kestabilan VTH, 
yang  menunjukkan  pergantungan  kuat  degradsi  NBTI  kepada  perubahan  suhu, 
kepanjangan  saluran  transistor  dan  ketebalan  oksida  Get.  Di  samping  itu,  cadangan 
kaedah  pengukuran  dengan  mengoptimumkan  sapuan  ID-VG menunjukkan 
penentuluaran  jangka hayat  yang lebih  tepat  dan boleh  dilaksanakan dengan mudah 
dalam pengeluar wafer terfabrikasi tanpa perkakasan atau perisian tambahan.  Kaedah 
ini  boleh  digunakan  untuk  proses  pembangunan,  proses  kelayakan  dan  pemantauan 
berkala untuk prestasi degradasi NBTI semasa pengeluaran secara besar-besaran.
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Chapter 1. Introduction
The  invention  of  transistor  in  1947 at  Bell  Labs  and followed  by the  invention  of 
integrated circuit (IC) in the 1950s had set the stage for the booming development in the 
semiconductor industry, especially in the past several decades. In the quest for improved 
performance and driving down the cost, the semiconductor industry has been involved 
in a race to scale down the feature size of devices on the IC. 
1.1 Background
Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) is the core component 
in modern IC. Down scaling of MOSFET increases manufacturing process variation and 
leakage current, and makes the devices less reliable. One of the reliability degradation 
mechanism that has gained tremendous scientific and industrial interest is Negative Bias 
Temperature Instability (NBTI). This degradation mechanism primarily affects the p-
channel  MOSFET  (pMOSFET),  which  is  stressed  with  negative  gate  voltages  at 
elevated  temperatures.  The  resulting  effect  is  the  shift  of  important  pMOSFET 
parameters, such as threshold voltage or the drain current and degrades the performance 
of the IC.
With higher packing density, heat generated by the IC during operation increased 
significantly, aggravating the NBTI phenomenon. This is due to the fact that pMOSFET 
is found in every logic gate on IC fabricated by Complementary MOSFET (CMOS) 
process,  which  is  the  current  mainstream  manufacturing  technology.  The  NBTI 
degradation is further worsen by scaling down the thickness of gate oxide and changing 
gate  oxide from silicon dioxide to  silicon oxynitride.  Hence,  NBTI has become the 
limiting factor in IC reliability.
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1.2 Motivation
NBTI Characterization method has been evolving ever since NBTI degradation begin to 
catch  the  attention  of  the  industry,  partly  due  to  the  availability  of  high-end 
measurement  tools  and  largely  due  to  the  recovery  effect  of  NBTI  degradation. 
Presently, many existing wafer fabrication plants with mature non-leading edge process 
technology such as 0.18 µm → 0.13 µm CMOS process, typically run the VTH Stability 
test to assess threshold voltage shift. VTH Stability test is run with similar stress bias as 
NBTI, at similar temperature range, but without interim characterization. In a way it is 
related to NBTI but does not provide insight on the transistor degradation behavior and 
does not allow for lifetime extrapolation. VTH Stability test requires simple equipment 
setup and so there is no urgent need for these wafer fabrication plants to perform in-
depth  NBTI  characterization  using  more  sophisticated  setup  that  is  able  to  perform 
interim  high  temperature  measurement  during  stress.  Very  often,  this  kind  of 
sophisticated setup needs heavy investment in term of cost. However, without an in-
depth understanding on the transistor degradation behavior and its impact on transistor 
parametric performance, it will be difficult for these wafer fabrication plants to improve 
its manufacturing process. 
1.3 Objectives
With these motivations in mind, the objectives of this research are as follow:
i) To establish the transistor parametric measurement and NBTI testing capability 
in order to perform a characterization (including effect on temperature, channel 
length and gate oxide thickness) on NBTI degradation behavior and validate the 
Reaction-Diffusion model, which cannot be achieved through VTH Stability test.
ii) To  evaluate  the  different  NBTI  characterization  methods  in  minimizing  the 
measurement “dead” time and propose a method that can be implemented on 
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current equipment set.
1.4 Scope of this Research
The  NBTI  degradation  characterization  performs  in  this  research  will  be  based  on 
experimental study. Therefore, the capability of the available equipment set will pose 
some challenges  on this  experimental  study.  For  example,  the  present  measurement 
instrument consists of 3 DC SMUs (Direct Current Source Measure Unit) where as for 
transistor parametric measurement, typically 4 DC SMUs are required. Nevertheless, 
this experimental study will still be able to proceed, by using a GNDU (Ground Unit) as 
a replacement for the 4th DC SMU, to be connected to the substrate. This will hinder the 
measurement of substrate current. The experimental study will focus on conventional 
DC NBTI stress, that can be supported by the present equipment set. The conventional 
DC  NBTI  stress  will  be  applied  to  the  existing  test  structures  (various  design  of 
pMOSFETs) on the 0.18 µm dual gate CMOS wafer, to study the dependence of NBTI 
degradation on temperature, channel length and gate oxide thickness. This research will 
also attempt to explore other measurement methods to complement the drawback of 
using conventional DC NBTI stress.
1.5 Organization of the Dissertation
This dissertation is organized into 6 chapters, starts with the introduction, follows by 
the different type of degradations commonly seen on CMOS IC that include NBTI, their 
test  methods,  current  understanding  of  NBTI  degradation  and various  measurement 
techniques. It then moves on to discuss the systematic methodology in carrying out this 
characterization study and other measurement methods that will be explored, follows by 
analysis  of  results  and  discussion.  The  dissertation  will  end  with  a  conclusion  and 
recommendation on future works. Below is an overview on each chapter:
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• Chapter 1 is the introduction of the dissertation, explaining the motivation in 
carrying out this research.  The objectives are shown in this chapter,  together 
with the organization of the dissertation.
• Chapter 2 provides an overview on the key degradation mechanisms commonly 
seen on CMOS IC. This includes the degradation mechanisms related to the 
transistor, such as Time Dependent Dielectric Breakdown (TDDB), Hot Carrier 
Injection (HCI) and Negative Bias Temperature Instability (NBTI). Also shown 
is  the  degradation  mechanism  related  to  the  metal  interconnection, 
Electromigration (EM). 
• Chapter 3 details the common methods used to characterize those degradation 
mechanisms described in Chapter 2. It starts with the methods to measure the 
transistor  threshold  voltage  in  linear  mode of  operation and drain current  in 
saturation mode of  operation.  This  is  followed by the  ISub,max stress  for  HCI, 
Charge  Pumping  to  characterize  interface  states,  Constant  Voltage  stress  for 
TDDB, Constant Current stress for EM and the various methods used for NBTI 
that  include  Conventional  DC  Stress-Measure-Stress,  On-The-Fly,  Fast 
Switching, Ultra Fast VTH, Fast VG Ramp and Ultra Fast Switching.
• Chapter  4  proposes  a  systematic  methodology  in  performing  an  extensive 
characterization  on  NBTI  degradation.  A flow  chart  is  used  to  explain  the 
necessary  experiments  in  this  research.  It  describes  the  considerations  in 
selecting the suitable test structures for NBTI stress, the approach in correlating 
the existing measurement system against the industry production tester and also 
the correlation results. It ends with the experimental plan with the appropriate 
biasing  conditions  in  performing  the  extensive  set  of  experiments  and  also 
explains the proposed fast measurement method.
• Chapter 5 shows the experimental results and analysis methods on the data. The 
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NBTI degradation is explained in various aspects, justifies with semiconductor 
device  physics  and  published  results  in  the  literature.  Also  shown  is  the 
proposed fast  measurement method and discussion on the significance of the 
results from this research to the industry.
• Chapter 6 is the conclusion of this dissertation, highlighting the results that meet 
the objectives that had been set in Section 1.3. The recommendations for future 
work is also being discussed in this chapter.
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Chapter 2. Degradation in CMOS
2.1 Introduction
Complementary  Metal  Oxide  Semiconductor  (CMOS)  has  become  the  dominant 
technology  in the electronic  industry for  the past  several  decades,  and continues  to 
dominate in the coming years. The scaling of CMOS technology into deep sub-micron 
regimes has brought about new reliability challenges in MOSFET device. These key 
reliability  challenges  are  Hot  Carrier  Injection  (HCI),  Negative  Bias  Temperature 
Instability  (NBTI),  Time-Dependent  Dielectric  Breakdown  (TDDB)  and 
Electromigration (EM), which can pose a limit to the device scaling, and cause circuit 
performance degradation. These are intrinsic wear out mechanisms that is inherent in 
the design and materials used and will be reviewed in this chapter, with the emphasis 
being given to NBTI.
2.2 Hot Carrier Injection
Hot  carrier  injection  describes  the  degradation  of  intrinsic  MOSFET  device 
characteristics due to the trapping of charge in the gate dielectric. Hot carriers are those 
carriers  (electrons  or  holes)  that  are  not  in  thermal  equilibrium with the rest  of  the 
semiconductor crystal lattice. The energy of these carriers does not correspond to that of 
the conduction band and valence band. This situation arises when the electric field seen 
by the carriers is sufficiently high to change their average energy, causing the energized 
carriers being accelerated between the collisions with the lattice (Shah, 1992).
In metal oxide semiconductor field effect transistor (MOSFET) devices, electric 
fields are utilized to control the flow of electrons or holes through a device. The electric 
fields within the device increase with the continuous reduction in device dimension, 
while the operating voltage reduction does not follow in tandem. This is the approach of 
6
constant voltage scaling, popularly used by the industry.  The source-to-drain electric 
field,  specifically  the  channel  region  near  the  drain  has  been  increased  in  every 
successive  generation  of  technology.  The  result  of  this  increase  in  the  number  of 
energized carriers and high electric field leads to:
• Impact ionization and avalanche multiplication near the drain region, resulting 
in increased drain current and substrate current.
• Injection of carriers into the gate dielectric near the drain region, resulting in 
gate current.
Figure 2.1: Hot carrier injection mechanism for nMOSFET (Keithley, 2000).
The injected hot carrier into the gate dielectric may become trapped in the bulk 
of the gate dielectric, in the interface of Si-SiO2 and/or within the sidewall spacer. These 
trapped  carriers  disturb  the  normal  distribution  of  electric  fields  within  the  device, 
which results in a shift of the threshold voltage, device on-resistance (transconductance) 
and driving capability (saturation current). Over time, as more and more carriers are 
trapped, degradation of the device characteristics can be significant, and impact overall 
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circuit performance (Dikmen et al., 1994).
2.2.1 Modeling of Hot Carrier Injection
There are three models commonly used, with each model has equal validity and are 
based  on  the  same  carrier  heating  mechanism,  where  the  probability  of  a  carrier 
achieving enough energy to cause device damage is directly related to the exponent of 
the lateral electric field. These three models are: Substrate/drain current ratio model, 
Substrate  current  model  and  Drain-source  voltage  acceleration  model  (JESD28-1, 
2001). 
The substrate current (ISub) is a direct measure of the impact ionization in the 
drain region, and is hence used as a measure of carrier heating. Hot carrier injection can 
be  modeled  as  a  function  of  the  ratio  of  the  substrate  current  to 
drain current (Hu et al., 1985), which is expressed in this form:
 = M  I Sb 
−2.9 I D
1.9V TH 
1.5 W                                       (2.1)
where τ is the device lifetime defined as the stress time required to achieve a targeted 
threshold voltage shift, ISub is substrate current, ID is drain current, VTH is the threshold 
voltage, W is the channel width, and M is the dielectric technology scaling factor. This 
relationship  is  derived  from  fundamental  device  physics  and  is  calibrated  using 
empirical data. However, for current sub-micron MOSFET, Equation (2.2) is used more 
commonly (JESD28-1, 2001) in the industry (ISub/ID model):
∗I D = M 
I B
I D

−G
W                                                 (2.2)
where G and M need to derive from experimental data.
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Another model that uses substrate current is the Substrate current model, where 
the device lifetime is proportional to the normalized ISub with W, so that the degradation 
seen by the transistor is independent of the device width (ISub/W model).
 = C 
I B
W

−B
                                                   (2.3)
where C and B are fit parameters that can be determined from experimental data.
The third model is Drain-source voltage acceleration model (1/VDS model). It is 
based on the carrier heating that is due to the voltage applied on the drain and it is also 
related to the substrate current changes (Takeda et al., 1983).
 = Aexp  P
V DS
                                                 (2.4)
where A is a constant and P is fit parameter that can be determined from experimental 
data.
2.3 Time-Dependent Dielectric Breakdown
Time-dependent  dielectric  breakdown  is  a  failure  mechanism which  occurs  in  thin 
dielectric film, which is the gate oxide of MOSFET. TDDB is a wear out mechanism of 
gate oxide,  under the influence of sufficiently high applied electric field and over a 
period of time, the gate oxide will breakdown and irreversibly damage. Inevitably, the 
gate oxide breakdown will depend on the defects introduced during the manufacturing 
process. Therefore, TDDB is usually performed on area intensive capacitor to assess the 
intrinsic quality of the gate oxide. Also, gate-edge intensive (poly finger) capacitor and 
field-oxide  edge intensive (LOCOS/STI finger)  capacitor  will  be used to  assess  the 
interaction of gate poly process and isolation (LOCOS/STI) process with gate oxide 
(JESD92, 2003).
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The TDDB time-to-fail is dependent on the rate of redistribution of the electric 
field,  where it  is the time taken to reach the critical  electric field (Ecrit).  The Ecrit is 
usually related to the intrinsic quality of gate oxide. For the breakdown voltage, BVox, it 
is closely correlated to Ecrit if the gate oxide is defect free. However, the presence of a 
defect can act to focus and enhance local electric field, thereby reducing the apparent 
BVox, but not the Ecrit value. Hence, BVox is often used in the wafer fabrication as a quick 
way to gauge the defectivity level of gate oxide.
The generic characteristic of TDDB is the dielectric fails when a conductive path 
forms in the dielectric, leading to a short between anode and cathode (namely a run-
away phenomenon).  This  is  usually  accelerated  by elevated  temperature  and  under 
either constant voltage or constant current stress. When sufficient current is flowing 
between  anode  and  cathode  to  cause  Joule  heating,  the  conducting  path  is  formed 
(Figure 2.2).  There are four models being used by the industry for SiO2 based gate 
dielectric, developed on the basis of large amount of experimental data over the years. 
These four models are based on the assumption of two mechanisms: field-driven and 
current-driven.
Figure 2.2: Traps and defects formed a conductive path across the gate oxide 
(Vollertsen, 2004).
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2.3.1 E-Model or Constant Field/Voltage Acceleration Exponential Model
The E-Model is based on thermochemical model for oxide breakdown (McPherson & 
Baglee, 1985) under the assumption of field driven mechanism for gate oxide thickness 
> 4 nm. This model describes the oxide breakdown is due to coupling between the 
applied electric field (Eox) with the oxide dipole moments (which is the field enhanced 
bond breakage at the Si-SiO2 interface). The Eox serves to reduce the activation energy 
required for thermal bond breakage and therefore exponentially increases the reaction 
rate for failure. It predicts that the time to breakdown (Tbd) has an exponential linear 
dependence on applied electric field (JEP122F, 2010).
T bd = A0exp −E ox ∗ exp 
Ea
k B T 
                                   (2.5)
where A0 and γ (field acceleration factor) are temperature dependent fit parameters. 
2.3.2 1/E-Model or Anode Hole Injection Model
The  1/E-Model  is  based  on  anode  hole  injection  model  (Moazzami  et  al.,  1989; 
Degraeve  et  al.,  1995)  under  the  assumption  of  current  driven  mechanism.  In  this 
model,  damage is  assumed to  be  due  to  current  flow through  the  dielectric  due  to 
Fowler-Nordheim (FN) conduction. Electrons inject from the cathode is accelerated to 
anode, and resulting in impact ionization that produces holes which in turn  may tunnel 
back to dielectric at anode (hot hole anode injection mechanism). Since both electrons 
(from the cathode) and the holes (from the anode) are the result of FN conduction, then 
the time to breakdown is expected to show an exponential dependence on the reciprocal 
of the electric field, 1/Eox.
T bd = A0exp 
D
E ox
                                                  (2.6)
where A0 and D (field acceleration factor) are temperature dependent fit parameters.
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2.3.3 V-Model (exponential with voltage)
The V-Model (exponential) is based on the E-Model and it is for gate oxide thickness < 
4 nm. Nicollian et al. (2000) showed experimental data for Tox = 2.7 nm to be fitting 
better with exponential V-Model than E-Model. Similarly, Alam et al. (2000) found that 
at low stress voltage, the hole generation process is dominated by the impact ionization 
process  which  is  a  strong  function  of  stress  voltage.  A model  of  exponential  with 
voltage rather than electric field represents the reliability performance well. Therefore, 
the time to breakdown (Tbd) is expressed as: 
T bd = A0exp −V  ∗ exp
Ea
k B T 
                              (2.7)
where A0 and β (voltage acceleration factor) are temperature dependent fit parameters.
2.3.4 V-Model (Power law)
The  power  law V-Model  is  based  on analysis  of  breakdown data  that  suggests  the 
breakdown mechanism is a voltage-driven process as oxide thickness is decreased (< 2 
nm). It is therefore appropriate to analyze the breakdown data in terms of Vox dependent 
and not Eox.  This  is  due to  the direct  tunneling of  current  through the oxide in  the 
ballistic transport manner (no scattering or energy loss). The amount of energy delivers 
to the anode is (electron) X (V). 
T bd = B0V
−m                                                     (2.8)
where  m is  power  law  exponent  which  is  independent  of  thickness  and  B0 is  the 
prefactor (Wu et al., 2000).
2.4 Electromigration
Electromigration is a failure mechanism which occurs in the interconnect metallization 
lines. Electromigration is a diffusion process influenced by the current density carried 
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by  the  interconnect  lines.  It  is  a  momentum  exchange  between  current  carrying 
electrons  and host  metal  lattice,  when the  current  is  sufficiently high to  cause drift 
(diffusion) of metal atoms in the direction of the electron flow (Figure 2.3). The number 
of metal atom that migrates in the “electron wind” (flux density), is dependent on:
• The magnitude  of  forces  that  tend to  hold  the  atoms in  place,  and thus  the 
elemental nature of the conductor, crystal size and grain boundary chemistry.
• The magnitude of forces that tend to dislodge the atoms, including the electron 
current density, temperature and mechanical stresses.
Figure 2.3: Drift (diffusion) of metal atom under the influence of “electron wind” (Ho, 
2004).
The aluminum interconnect  lines used in IC is  polycrystalline in  nature,  and 
therefore  is  prone  to  electromigration  due  to  the  relatively  loose  binding  of  the 
aluminum  atoms,  especially  at  the  surface  of  the  individual  crystal  grains. 
Electromigration  failures  occur  if  a  void,  created  at  a  point  where  the  flux  of  the 
outgoing ions exceeds the incoming flux, becomes large enough to cause an open in the 
metal line (Kraft et al., 1997). On the other hand, when aluminum atoms are piled up at 
a point (hillock) where the incoming ion flux exceeds the outgoing flux, a metal line 
will short to the adjacent or overhead metal lines (Figure 2.4).
13
Figure 2.4: Formation of void and hillock as a result of electromigration. (Ohring, 1998)
All  IC  that  use  polycrystalline  aluminum  metallization  are  susceptible  to 
electromigration failures.  The older  generation of CMOS IC is  less affected by this 
failure mechanism, as the maximum operating current in each metal line is inherently 
lower. With the continue scaling down of feature size into deep sub-micron regions, and 
couple  with  operating  frequencies  reaching  into  GHz  range,  reliability  of  modern 
CMOS devices  is  critically impacted by electromigration.  Two key factors affecting 
electromigration  behavior  are  temperature  and  current  density  (Ohring,  1998). 
Temperature may often be controlled after fabrication through the use of packages and 
heat sinks. On the other hand, current density must be controlled at the design stage. IC 
designer  often needs  to  carry out  thorough preventive analysis  in  order  to  map out 
potential locations within the design that carries high current density. These “hot spot” 
locations may need to be redesigned in order to lower the reliability risk.
Electromigration can not be screened out through production testing, as this is an 
intrinsic wear out mechanism. Electromigration usually does not manifest itself until an 
IC has been operated for months, or even years. Therefore, deep sub-micron IC will be 
failures waiting to occur, unless the problem is eliminated during the design phase and 
14
also taking into account the defects introduced in wafer fabrication process that may 
induce electromigration mechanism.
2.4.1 Modeling of Electromigration
The modeling of electromigration is based on the mass transport mechanism of metal 
atom under the influence of temperature and current.  Historically,  the mean time to 
failure for a group of metal test lines under the same stress condition can be modeled by 
this modified Black's equation (Filippi et al., 1993):
t 50 =
A
J−J c
p∗exp
Ea
k B T 
                                          (2.9)
where  A is a constant,  J is current density in metal test lines,  Jc is the critical current 
density  below  which  no  electromigration  take  place,  p is  the  model  parameter  for 
current density (current exponent).
2.5 Negative Bias Temperature Instability
Negative Bias Temperature Instability (NBTI) is a wear out mechanism experienced by 
pMOSFET under inversion for a prolonged period of time at either room or elevated 
temperature. The damage created may lead to substantial pMOSFET parameters shift, 
that caused an absolute increase in threshold voltage and reduction in mobility, drain 
current  and transconductance.  It  becomes  one  of  the  most  critical  device  reliability 
issues as the technology advances with scaling and introduction of new material. 
Both the negative gate voltages and/or elevated temperature can generate NBTI 
effect, and a combination of both leads to a larger magnitude of device characteristics 
shift. NBTI occurs primarily in pMOSFETs with negative gate voltage bias and appears 
to  be  negligible  for  positive  gate  voltage.  For  nMOSFETs,  the  parameters  shift  is 
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negligible for either positive or negative gate voltages (Makabe et al., 2000). In CMOS 
circuits, NBTI occurs most commonly when the pMOSFET in the logic gate of inverter 
is at ground state (Figure 2.5). This logic state can be very common when the IC is in 
standby and NBTI effect can manifest itself for long period of time. The gradual shift in 
device characteristics can lead to timing shifts and increases the spread in signal arrival 
in  logic  gates,  thereby  causing  circuit  failures  either  in  product  testing  or  field 
application. 
The following sections will review a brief history of NBTI, the models that had 
been used to explain this phenomenon and also recent research done on this wear out 
mechanism.
Figure 2.5: CMOS circuit in logic gate representation, showing pMOSFET in inverter 
gate under negative gate bias with reference to source and drain (Alam, 2005).
2.5.1 Brief History of NBTI
NBTI has a complicated history and first observed in the 60s by Deal et al. (1967), 
when MOSFET devices were subjected to negative gate bias at elevated temperature 
(300-450 °C), with both interface trap charge (Nit) and oxide trap charge (Not) showing 
positive charge build-up at the Si-SiO2 interface. Later in the 70s, Breed (1975) reported 
relaxation phenomenon in MOSFET devices under bias temperature stress, which was 
ascribed as hole trapping/detrapping. This is followed by Jeppson and Svensson (1977) 
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that  modeled  NBTI  in  Reaction-Diffusion  framework,  where  reaction  at  Si/SiO2 
interface forms Nit and Not and presumably a hydroxyl group which diffuses away. 
However, the NBTI issue “disappeared” when nMOSFET was adopted as the 
dominant  manufacturing  technology  during  the  80s.  When  the  industry  moved  to 
CMOS as the preferred manufacturing technology during the late 80s, the industry and 
research  community  were  focusing  on  dealing  with  HCI  issue  on  nMOSFET. 
Comparatively, the pMOSFET NBTI phenomenon is not as serious as the nMOSFET 
HCI, due to the fact that pMOSFET is a buried channel device during this period of 
early  adoption  of  CMOS  (Taur  and  Ning,  1998).  Nevertheless,  Blat  et  al.  (1991) 
reported  NBTI  results  on  pMOSFET and showed  the  involvement  of  water  related 
species in transistor parameters degradation under NBTI stress.
When the industry continue to scale down the transistor feature length during the 
late 90s, the need to maintain the threshold voltage of the pMOSFET due to the short 
channel effect results in using p+ polysilicon as the gate material for pMOSFET. This 
changed the CMOS process technology from n+ poly gate to n+/p+ poly gate (Taur and 
Ning, 1998). As the need to lower IC operating power, voltage scaling is used with the 
scaling down of gate oxide thickness, which reduces HCI but increases the electric field 
and  temperature  (heat  from  dissipated  power  during  IC  operation).  This  in  effect 
reintroduces  NBTI  (Kimizuka  et  al.,  2000).  The  NBTI  phenomenon  is  further 
aggravated by the fact that the pMOSFET becomes a surface channel device (due to the 
change to p+ polysilicon gate, Taur and Ning (1998)), resulting in higher probability of 
interaction of the carriers with the Si-SiO2 interface. Not only is digital CMOS being 
affected,  analog  transistor  fabricated  on  CMOS  process  is  being  affected  as  well 
(Thewes et al., 1999).
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As the industry went on to further down scaling as per Moore's Law (Moore, 
1975), the gate oxide started to suffer high leakage at about 2.2 nm (moving into direct 
tunneling regime), which is at technology node with gate length lower than 0.18  μm. 
With that, the industry moved on to introduce lightly nitrided oxide for logic devices, 
not only to contain the gate leakage issue, but also to prevent boron penetration from the 
p+ polysilicon gate as well. However, adding nitrogen made NBTI effect getting worse, 
as shown by Kimizuka et al. (2000). Since then, the interest on NBTI has grown, as the 
partial recovery mechanism has complicated the measurement and data analysis.
2.5.2 Interface Trap Charge
Interface trap plays a key role in NBTI degradation and its characteristic is reviewed in 
this section. The generation of interface trap charges is an artifact of the oxidization 
process. The oxygen provided via steam bonds with the silicon as it is exposed to the 
crystal, but due to differences in lattice constants and bonding orientations, there will be 
trivalent Si atoms at the Si-SiO2 interface with unpaired valence electrons in a dangling 
orbital. These dangling orbital states are often referred to as Pb centers (Schroder and 
Babcock, 2003). Different crystal orientations give rise to different types of interface 
traps, and a graphical representation of possible orientations is shown in Figure 2.6.
Figure 2.6: Interface states on the Si-SiO2 interface (Schroder and Babcock, 2003).
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These Pb states have an amphoteric nature which means the dangling bonds can 
be occupied by zero, one or two electrons. In a way, the same defect can be positively 
charged,  neutral  or  negatively  charged.  Those  Pb states  that  are  electrically  active 
(positive or negative), provide a trap that can capture holes or electrons. In other words, 
the  effect  of  these  mecahnisms creates  a  distribution  of  possible  states  that  can  be 
occupied in the exclusion regions of the band gap. In the upper part of the band gap, the 
traps act as acceptors so that they will be negative when filled and neutral when empty 
(Pierret, 1996). In the lower region of the band gap, the traps act as donors. As such, 
they will be neutral when filled and positive when empty (Pierret, 1996). Figure 2.7 
shows the representation of the interface states in the band gap diagram and the charge 
contribution to the device.
Figure 2.7: Interface states in the band diagram (Schroder and Babcock, 2003).
During  subsequent  process  steps  (high  temperature  anneal),  these  dangling 
bonds are generally passivated by hydrogen atoms, which create Si-H bonds at the Si-
SiO2 interface. The Si-H bonds will improve the parametric performance of transistor 
during the initial stage of operation. However, as Si-H bonds are weak, they may be 
broken  during  the  operating  lifetime  of  the  transistor,  which  in  turn  lead  to  a 
degradation of its parameters.
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2.5.3 Mechanism and Modeling of NBTI
After first being studied by Deal et al. (1967), many models have been proposed for the 
physical mechanisms on NBTI.  Among those models,  holes injected into the oxide, 
tunneling electrons and electrochemical reactions were the main subjects.
2.5.3(a) Hole Trapping Model
The  hole  trapping  model  is  based  on  avalanche  hole  injection  measurements  on 
unstressed  MOS capacitors  with the  NBTI  stress  (Haywood et  al.,  1985;  Lu et  al., 
1988). This model proposes that the negative mid-gap voltage shift, which is believed to 
be a  measure of  the change of positive oxide charge without  the contribution from 
interface  states,  is  due  to  the  filling  of  intrinsic  hole  traps.  All  the  positive  charge 
generated by preceding negative bias stress can be removed by the positive bias stress. 
But the exact mechanism for hole injection into the oxide is still unknown. 
2.5.3(b) Thermally Assisted Electron Tunneling Model
The  thermally  assisted  electron  tunneling  model  was  established  by  Breed  (1975). 
According to this model, the neutral or positive centers which cause the charge trapping, 
are  located  near  the  interface  of  Si-SiO2.  Under  negative  bias  stress,  these  charge 
trapping centers are excited. The electrons in the excited states then tunnel into empty 
states of the conduction band of the silicon and become available for conduction as 
leakage  current.  These  empty  states  are  positively  charged,  thereby  changing  the 
parametric characteristic of the transistor. Therefore, this process is a thermally assisted 
tunneling process.
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2.5.3(c) Reaction-Diffusion Model
The Reaction-Diffusion model is the most prevalent model used by many researchers. 
This model explains the NBTI effect in terms of electrochemical reactions. Due to the 
crystal mismatch, the oxide that grows upon the silicon crystal leaves traps for holes or 
electrons along the Si-SiO2 interface. However hydrogen is introduced into the interface 
areas  of  the  transistor  during  annealing,  which  is  one  of  the  process  step  in  the 
fabrication of gate stack. The hydrogen bonds with the available dangling silicon bonds 
and thus effectively passivated the traps. Most experimentally observed data indicates 
that  the  instability  arises  as  a  result  of  a  chemical  reaction  of  the  hydrogen at  the 
interface and a subsequent diffusion of it through the oxide (Alam et al., 2007). As the 
hydrogen disassociates from the silicon bonds (Si-H), the interface traps are exposed. 
The shift  in  the  threshold  voltage (ΔVTH)  is  dependent  on both  the  stress  time and 
temperature, but it specifically relates to the diffusion of the hydrogen from the Si-SiO2 
interface. It is also suggested that similar effects can be observed from the breaking of 
silicon and oxygen bonds in the oxide.
This  forms  the  basic  framework  for  Reaction-Diffusion  model.  The  reaction 
portion of the model deals with the generation of interface states through the interaction 
of channel holes and the applied stress (electric field). The other portion relates to the 
transport of the hydrogen from the interface. There are multiple methods to describe the 
reaction and diffusion model. Different approaches use different species of hydrogen 
(H+, Ho, H2), and there is still a decent amount of controversy over which one is correct. 
The generation of traps can occur in multiple ways. For the generation of the 
neutral H2, a positively charged hydrogen atom will react with a hydrogen bonded to a 
silicon dangling bond. The reaction is shown in the following equation (Schroder and 
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Babcock, 2003):
Si3≡SiH  H
¿  Si3≡Si⋅  H 2                                     (2.10)
The tetrahedrally bonded silicon with the hydrogen termination is  de-passivated with 
the H+ (attributed as proton). A source of H+ can involve trapping holes (h+) from the 
channel with the following equation (Schroder and Babcock, 2003):
Si3≡SiH  h
¿  Si 3≡Si⋅  H
¿                                   (2.11)
In addition,  there may be another reaction that can lead to the generation of 
neutral  H2. This involves the  creation of neutral  Ho as it disassociates in the electric 
field, and is shown in the equation below:
Si3≡SiH  Si3≡Si⋅  H
o                                         (2.12)
where  Ho is  a  neutral  interstitial  hydrogen atom or  atomic  hydrogen (Schroder  and 
Babcock, 2003). Other contributions can be added from fixed charge interactions, but 
the  previous equations represent the majority of reactions involving hydrogen species 
that contributed to the Reaction-Diffusion model.
If the main hydrogen species for NBTI mechanism are neutral, their flux will be 
governed by diffusion. This occurs due to a difference in concentration and is related to 
the  mobility  of  hydrogen  through  the  different  materials.  As  they  depart  from the 
interface,  they leave  behind  a  concentration  of  interface  states.  This  process  at  the 
interface is modeled by a rate equation as (Jeppson and Svensson, 1977):
∂N it t 
∂ t
= k f N 0−N it t 
generation
− k r N it tN H 0,t 
1
a
annealing
                     (2.13)
where Nit is the number of interface state, kf is the interface trap generation and kr is the 
annealing rate. The symbol N0 denotes the number of electrically inactive Si-H bonds at 
the interface and NH(0, t) is the surface concentration of the diffusing species. The value 
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of a gives the order of the reaction. In the original publication by Jeppson & Svensson 
(1977), neutral hydrogen, H0 was proposed, which is obtained with a = 1. For molecular 
hydrogen (H2), a = 2. 
The first term (generation) on the right hand side of Equation (2.13) denotes the 
forward  reaction  (i.e.  breaking  of  bonds  to  increase  the  trap  density)  has  been  set 
proportional to the density of the unbroken bond. The second term (annealing) denotes 
the  reverse  reaction  (restoration  of  the  bond)  had been set  proportional  to  the  trap 
density (broken bond density) and the available hydrogen at the interface. 
On the other hand, the hydrogen species may diffuse (or drift) away from the 
interface as follow (Alam et al., 2007):
∂N it
∂ t
= −DH
∂ N H x , t 
∂ x
 N H x , t H Eox                        (2.14)
where  DH is the diffusion constant of hydrogen,  NH is the number of hydrogen as a 
function of position and time, µH is the mobility of hydrogen and Eox is the electric field 
in the oxide. The hydrogen atom may diffuse with diffusion constant (DH) if the atoms 
are neutral, or drift with mobility µH if they are charged.
The Reaction-Diffusion model assumes that Nit generation is the primary cause 
of  NBTI.  Typically  the  rate  of  trap  generation  in  Equation  (2.13)  is  usually  small 
compares to the dissociation rate of Si-H bond and the annealing rate. With Nit << N0 ~ 
5 X 1012 cm-2, Equation (2.13) can be written as (Alam et al., 2007): 
 k F N 0k R  ≈ N H 0, t  N it                                          (2.15)
Also, Equation (2.14) may be restated as a conservation equation which requires that 
the number of broken Si-H bonds equal that of total H concentration in the gate stack. 
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Therefore, the number of interface states Nit can be calculated from the total amount of 
hydrogen produced using the following relationship (Alam et al., 2007):
N it t  = ∫
0
x t 
N H x , t  dx                                             (2.16)
where x = 0 is defined at the Si-SiO2 interface and x(t) defines the tip of the diffusion or 
drift front (Figure 2.8).
The current explanation to the diffusion assumes production of neutral hydrogen 
at  the  interface  that  combines  to  form  molecular  hydrogen.  From  this  point  the 
hydrogen concentration decreases in a linear fashion as the distance increases from the 
interface. 
Figure 2.8: Diffusion of hydrogen (Alam et al., 2007).
Due to the fact that these are both neutral species as mentioned before, the drift 
portion of Equation (2.14) is removed. The actual number of interface states is then 
calculated using the diffusion coefficient of hydrogen, DH . The diffusion distance at a 
given time t is x(t) ~ (DH  t)1/2. Therefore the right hand side of Equation (2.16) can be 
interpreted as the area under the triangle (sometimes referred to as 'Triangle Method'). 
This yields the following equation (Alam et al., 2007):
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N it t  = ∫
0
D H t
N H x , t  dx =
1
2
N H 0, t DH t                    (2.17)
By inserting  the  expression in  Equation (2.17)  into  Equation (2.15),  the number of 
interface states becomes (Alam et al., 2007):
N it t  =  k F N 02 k R DH t 
1
4                                            (2.18)
Equation (2.18) demonstrates the dependence of interface states density with the 
diffusion of hydrogen species with the exponent on the time value, n = ¼. This is what 
can be used to track the deterioration of the device as the stress time increases. The 
above  analytical  solution  of  Reaction-Diffusion  model  matches  many of  the  recent 
published experimental data on NBTI degradation with an exponent of n = ¼ (Kimizuka 
et al., 2000; Schroder and Babcock, 2003; Alam et al., 2007). It interprets the prevailing 
view that NBTI degradation is characterized by diffusion of atomic hydrogen in the gate 
dielectric. In addition, Equation (2.18) follows the general form of the equation that 
relates the activation energy of degradation (Ea), and the temporal component to the 
number of interface states. The form is shown in the following equation (Schroder and 
Babcock, 2003):
N it t  = Ae
−
Ea
kB T tn                                                 (2.19)
This equation, displays in a logarithmic plot, shows the change in the interface states 
with time. This information is easily relating to the change in the threshold voltage and 
also to other circuit parameters. This also indicates that the device degradation in time 
can be magnified with higher temperatures.
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2.5.4 Recovery of NBTI
Under the NBTI stress, interface traps are created at the Si-SO2 interface, where the Si-
H bonds at this  interface become broken during the stress (as explained in detail  in 
2.5.3).  The hydrogen atoms that are released during the Si-H breakage tend to drift 
away from the Si-SiO2 interface into the SiO2 bulk, especially when there is bias on the 
gate. When the negative gate voltage is removed, some of the released hydrogen atoms 
in the bulk of SiO2 (at higher concentration) are expected to diffuse back to the Si-SiO2 
interface. Thus a fraction of NBTI degradation can be recovered by annealing at high 
temperature  with  the  negative  gate  bias  removed  (Ershov  et  al.,  2003).  Complete 
recovery is not expected to take place because some of the released hydrogen atoms 
may undergo a reduction reaction while in the SiO2 bulk, unless a positive gate bias is 
applied to induce a complete recovery.
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Chapter 3. Measurement Methods of CMOS Degradation
3.1 Introduction
CMOS degradation is  evaluated  by using discrete  test  structures  such as  MOSFET, 
capacitor  or  metal  line  (Bordelon  et  al.,  1999). To  evaluate  the  degradation,  key 
parameters that represent the performance of the test structure will be measured. These 
key parameters (drain saturation current, threshold voltage) will be measured during the 
stress or when the stress is stopped temporarily. The following sections will review the 
measurement  of  these  parameters  and  the  key  reliability  stress  methods,  with  the 
emphasis being given to NBTI stress measurement. 
3.2 MOSFET Saturation Drain Current and Threshold Voltage
Saturation drain current and threshold voltage are the key parameters for evaluating the 
performance of MOSFET. Threshold voltage is the point when the transistor is turn on, 
where  the  channel  inversion  layer  transits  from  weak  to  strong  inversion.  As  the 
inversion layer of the channel is formed, allowing current to flow from drain to source, 
the MOSFET operates like a resistor (ohmic), and the drain current is controlled by the 
gate  voltage  relatively  linear  to  both  the  source  and  drain  voltages  (Figure  3.1). 
Typically, the drain current in linear region is expressed as (Taur and Ning, 1998):
I D = Cox
W
L
[V G − V TH V D −
V D
2
2
] , for V DV G−V TH          (3.1)
From  Equation  (3.1),  with  small  VD,  the  term  V2D/2  is  negligible  and  ID will  be 
controlled by VG linearly.
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Figure 3.1: pMOSFET operated in the linear region (low drain voltage) (Acuthan and 
Bhat, 2007).
The linear region will continue to extend further when the VD increases, to a 
point when the inversion layer is pinched off at the drain side (Figure 3.2). This happens 
when the  difference  between the gate  voltage and the drain  voltage  is  equal  to  the 
threshold voltage (VD = VG - VTH). With the magnitude of the drain voltage moving 
higher, the current in the channel is saturated, which means the drain current is now 
weakly dependent upon drain voltage and controls primarily by the gate voltage (VG).
Figure 3.2: pMOSFET operated in saturation region, after pinched off (Acuthan and 
Bhat, 2007).
Based on VD = VG – VTH and Equation (3.1), the saturation drain current, IDSAT 
can be expressed as below:
I DSAT = Cox
W
L
[
V G − V TH 
2
2
] , for V DV G−V TH                 (3.2)
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Equation (3.2) shows that the IDSAT is not dependent on VD but is controlled by VG. 
Therefore,  once the ID reaches the saturation state,  it  will  remain constant when VD 
increases, as shown in Figure 3.2.
3.2.1 Threshold voltage measurement
Threshold voltage is commonly being written in this form (Taur and Ning, 1998), due to 
its ease of incorporation into analytical solution:
V TH = V FB  2 F 
2s qN a 2F  V SB
Cox
                           (3.3)
where VFB is  the flat  band voltage,  VSB is  the source-substrate  voltage,  εs dielectric 
constant of silicon, q is charge of carrier, Na is the acceptor density, ΦF is the bulk Fermi 
potential,  Cox is  the  oxide  capacitance.  However,  Equation  (3.3)  is  not  directly 
measurable from experimental I – V characteristics, such as using standard parameter 
analyzer (with Source Measurement Unit, SMU). Therefore, other definition of VTH has 
been developed to allow VTH to be able to determine from standard parameter analyzer 
measurement. Most of these definitions are using methods that are based on the ID-VG 
curve with small VD at ~ 100 mV (linear region) to extract the threshold voltage. These 
methods are Maximum Transconductance Method and Constant Current Method, and 
commonly being used by the industry also.
3.2.1(a) Maximum Transconductance (gm,max) Method, VTEXT
Transconductance (gm) is defined as the ratio of the current change at the output, ID to 
the voltage change at the input, VG (Taur and Ning, 1998):
g m =
d I D
d V G
                                                    (3.4)
By applying a small VD, sweeping the gate voltage from low to high and measuring the 
ID, the ID-VG plot can be obtained as in Figure 3.3. gm will be the slope of the curve and 
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its value changes at every VG step. There is a point of maximum slope (gm) at about 0.5 
V above  the  threshold  voltage.  Therefore,  it  is  conventional  to  define  the  linearly 
extrapolated threshold voltage (VTEXT), by the intercept of a tangent through this point. 
For a second order correction in VD, VTEXT is obtained by subtracting 0.5VD from the 
intercept (Taur and Ning, 1998):
V TEXT = V G I D = 0 − 0.5V D                                   (3.5)
Figure 3.3: ID-VG plot with the transconductance, gm (blue dotted plot) showing a 
maximum point. The red plot is ID and the black line is the tangent at the maximum 
point of gm. Also shown is the VTCI determination through Io.
3.2.1(b) Constant Current Method, VTCI
Another commonly employed definition is based on the drain to source current at the 
linear region (|VD| = 0.1 V), such as in Equation (3.1). From Figure 3.3, it is obvious 
that the drain current at the threshold voltage is higher than zero. This is utilized in the 
Constant Current method where the gate voltage at a specified threshold drain current is 
taken to be the threshold voltage. For a given constant current level Io (e.g. 0.1 µA), one 
can define a constant current threshold voltage, VTCI such that (JESD90, 2004):
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V
GS
 ( I
DS
 = 0) = VTEXT
 I
0
 
Io*W/L
VTCI
V TCI = V G @ I D = I oW /L                                       (3.6)
Figure 3.3 shows graphically how the VTCI can be determined. The advantage of such a 
threshold  voltage  definition  is  two-fold.  First,  it  is  easy  to  extract  from  standard 
measurement instrument and is therefore suitable for automated measurement of a large 
number of devices during mass production. Second, the MOSFET off current, Ioff = ID 
(VG = 0) can be directly calculated from Io, VTCI and the subthreshold slope (Taur and 
Ning, 1998). This reduces test time in mass production, as a single measurement can 
yield two results.
3.2.2 Saturation drain current measurement
The saturation drain current, IDSAT is defined as the drain current when the gate and drain 
is biased at nominal operating voltage with the source and substrate grounded. This 
means that from the ID-VD sweep with the gate biased at operating voltage, the IDSAT will 
be the point where ID at VD = operating voltage. Figure 3.4 shows the ID-VD plot at 
different VG with the IDSAT is shown as the red square for this thin oxide pMOSFET with 
operating voltage of -1.8 V.
Figure 3.4: ID-VD curves with VG at different levels, showing IDS is controlled by VG in 
saturation region.
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3.3 ISub,max Stress Measurement for HCI
HCI stress is typically performed on the minimum geometry device for a particular 
process technology (JP-001, 2002). As an example, in the case of a dual voltage process 
(1.8  V and 3.3  V),  the  HCI  should  be  performed  on both  type  of  transistors  with 
minimum channel length at L = 0.18 µm and L = 0.30 µm respectively. HCI stress will 
require test system with four SMUs, as all the four terminals of the transistor need to be 
connected. HCI Stress is typically performed at room temperature and the voltage bias 
is DC condition. Figure 3.5 shows the flow chart of the HCI stress test.
Figure 3.5: HCI stress test procedure (JESD28-A, 2001).
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The most  common method for HCI stress is  to bias the device at  maximum 
substrate current (ISub,max), as this is where impact ionization is the highest, indicating 
high number of hot carrier near the drain. At this state, the transistor is expected to 
suffer the most damage. The substrate current depends on the channel lateral electric 
field. At low VG, with the transistor in saturation, the lateral electric field increases with 
increasing gate voltage until VG ≈ VD/3–VD/2. At this point, ISub increases to a maximum 
level (Figure 3.6). For higher gate voltages, the transistor enters its linear region, the 
lateral electric field decreases as does the substrate current.
Figure 3.6: ISub is substrate current showing the maximum point (Keithley, 2000).
During the initial  characterization and interim characterization,  the MOSFET 
parameters such as IDSAT, VTH will be measured. The MOSFET will be biased at ISub,max 
condition  for  a  period  of  time,  the  stress  will  be  removed and switched to  interim 
characterization. This cycle is repeated until the device reaches the target amount of 
degradation (e.g. 10% shift in IDSAT). To extract the HCI lifetime, a minimum of three set 
of VD-VG at ISub,max condition is required for any of the models described in Section 2.2. 
The  lifetime  extrapolation  is  done  at  1.1VDD,  nominal  operating  temperature  and 
minimum channel length per design rule.
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ISub
VG,stress at Isub,max Characterization
3.4 Charge Pumping for Interface States Measurement
The main HCI degradation mechanism for MOSFETs is believed to be interface trap 
generation, and ISub is a good monitor of such damage but is not able to quantify the 
interface trap generated.  Interface trap is strongly related to interface states. A more 
common  measurement  that  can  be  used  for  interface  states  is  by  charge  pumping 
(Acovic et al., 1996). Charge pumping utilizes a MOSFET as the test structure, making 
it  suitable  for  interface  states  measurements  on  small  geometry  MOSFETs 
(Groeseneken et al., 1984). Other method of measuring interface states is Capacitance-
Voltage (C-V) measurement, using large area MOS capacitor structure.
Charge pumping technique was introduced by Brugler and Jespers (1969) and 
this technique was further enhanced by Groeseneken et al. (1984). It becomes popular 
among many researchers as it can measure on the MOSFET device directly, requires 
basic  equipment  that  is  easy  to  set  up  and  data  analysis  is  straight  forward.  This 
technique is based on the recombination process at the Si-SiO2 interface involving the 
interface states. The biasing condition applied induces a substrate current which can be 
directly related to the number of interface states.
The basic experimental setup for the charge pumping technique is depicted in 
Figure 3.7. The source and drain of the transistor are connected together and a certain 
reverse bias voltage is applied with respect to the substrate. The gate is pulsed between 
accumulation and inversion conditions by the pulse generator unit  (PGU), while the 
charge pumping current (Icp) is measured at the substrate by the SMU. When the gate is 
pulsed into inversion, the surface becomes deeply depleted and electrons will flow from 
the source and drain regions into the channel, where some of them will be captured by 
the  interface  states.  When  the  gate  pulse  reverses  to  drive  the  surface  back  into 
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accumulation,  the  mobile  electrons  drift  back  to  the  source  and  drain  under  the 
influence  of  the  reverse  bias,  but  the  charges  trapped  in  the  interface  states  will 
recombine with the majority carriers from the substrate. This mechanism results in a net 
flow of negative charge into the substrate, which is the charge pumping current (Icp). 
The Icp is related to the number of interface states (N it) through Equation (3.7) (Keithley, 
2007):
I cp = N it q Ar f E                                             (3.7)
where  q is the electron charge,  Ar is the area of gate,  f is the frequency and ΔE is the 
difference  between  the  inversion  Fermi  level  and  the  accumulation  Fermi  level 
(Groesenekan et  al.,  1984).  ΔE is related to the thermal velocity of carrier,  intrinsic 
carrier concentration, rise time and fall time of the pulse applied. By measuring the Icp, 
it  is  able  to  provide  an  average  value  of  Nit over  the  energy interval  ΔE.  And  by 
calculating the shift on Icp in successive stress in term of percentage, the shift in Nit can 
be monitored as ΔNit (%) = ΔIcp (%).
Figure 3.7: nMOSFET under charge pumping setup. PGU = pulse generator unit, SMU 
= source measurement unit (Keithley, 2007).
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3.5 Constant Voltage Stress Measurement for TDDB
TDDB stress is typically performed on the minimum gate oxide thickness area capacitor 
for a particular process technology. As an example, in the case of a dual voltage process, 
the  TDDB stress  test  should  be  performed  on  area  capacitor  with  both  gate  oxide 
thickness (Tox = 2.9 nm, 5.6 nm) for the respective operating voltages of 1.8 V and 3.3 
V. TDDB stress will require test system with SMU connected to the gate of capacitor, to 
bias the gate with voltage and monitor the leakage current during the stress. TDDB 
stress  is  typically  performed  at  elevated  temperatures  and  the  biasing  condition  is 
constant  voltage  stress  on  gate  of  capacitor.  This  is  the  most  common method,  as 
recommended by JESD92 (2003).
Unlike HCI stress, TDDB stress test is non-stop until the gate oxide breakdown. 
Therefore the test flow of TDDB is simple: (a) measures the gate leakage current before 
stress (I0),  (b) applies constant stress voltage on gate of capacitor and monitors and 
records the gate leakage current (IGstress) during stress. If the IGstress has reached the failure 
criterion (e.g. 10 times increase compare to I0), then the gate oxide is considered as 
breakdown and records the time of breakdown. Figure 3.8 shows an example of the 
current-time (I-t) trace of a group of capacitors under TDDB constant voltage stress.
The  time-to-breakdown  (tbd)  for  each  capacitor  under  the  same  gate  stress 
voltage and temperature is plotted on the Weibull plot to obtain the t63.2 (time for 63.2% 
of capacitors breakdown). Therefore, under low stress voltage, it  is not necessary to 
have all the sample (with the same stress condition) to reach the state of breakdown. If  
there is more than 63.2% of sample reached breakdown, then the stress test for that 
stress condition can be stopped.
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Figure 3.8: I-t trace showing jump in gate leakage current due to breakdown. Dotted 
line indicates the failing criteria (Vollertsen, 2004).
To extract  the  model  parameters  described in  Section  2.3,  a  test  matrix  that 
consists of three stress voltages (V1. V2, V3) and three stress temperatures (T1, T2, T3) is 
needed. Typically, when testing with V1. V2, V3 (below oxide breakdown voltage that 
determined from voltage ramp measurement), T2 will be used. This allows the voltage 
acceleration factor (γ) to be determined. In the same manner, when T1, T2, T3 (in the 
range  of  25-200  ºC)  are  applied,  the  stress  voltage  of  V2 will  be  used.  Thus,  the 
activation energy (Ea) that describes this temperature dependence can be determined. Of 
course, the structure of the test matrix is not mandatory, can be varied depending on the 
need  of  the  evaluation.  With  the  model  parameters  (such  as  γ,  Ea for  E-Model) 
determined, the gate oxide lifetime at nominal operating voltage and temperature can be 
extrapolated (Martin et al., 1998).
3.6 Constant Current Stress Measurement for EM
EM stress testing is performed on each metal layer and via layer with dimension as per 
minimum design rule. If there are metal layers with the same design rule and go through 
the same fabrication process, testing on one of the metal layer will be sufficient. Stress 
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test shall be performed at elevated temperature (e.g. 150 ºC – 250 ºC for aluminum) to 
accelerate the mass transport of atoms. EM stress test requires test system with SMU to 
source constant current on the test metal line and monitors the voltage shift over time to 
check for change in resistance (JESD202, 2006).
Similar to TDDB, EM stress test is a non-stop test until the resistance change 
reaches the target value. The time to reach this target resistance change is the time-to-
fail  (TTF).  A constant  current  density of  several  MA/cm2 is  usually applied with a 
constant  oven  temperature  (>150  ºC).  The  electrical  resistance  of  every  sample  is 
monitored continuously. Due to the high current density being applied, Joule heating on 
the metal line structure is  inevitable,  changing the actual temperature of the sample 
during stress test. This additional temperature rise is estimated by using the temperature 
coefficient of resistance (TCR) data obtained from the same type of sample under test 
(JESD33-B, 2004). The TCR measurement is performed before the actual EM stress 
starts, by sending a short current pulse of magnitude ~ 0.1 mA (Tan et al., 2007) to 
measure the sample resistance at pre-selected temperatures (3 temperatures that are < 
stress temperature). The TCR value is used to adjust the actual current applied (still 
considered to be constant current stress as the variation of input current is small), so that 
the actual temperature at stress seen by the sample is the target stress temperature. This 
adjustment will take into account the Joule heating effect due to high current density.
EM  failure  mechanism  is  modeled  by  the  Black's  equation,  as  depicted  by 
Equation (2.8). The constant current stress test allows all the Black's parameters (Ea, p 
and A) to be determined. Hence, this requires the EM tests to be performed on at least  
two different temperatures and two different current densities. One set of test will be at 
T1-J1; another set at T2-J1; and the last set at either T1-J2 or T2-J2. Thus a minimum of 
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three different stress conditions are required. By plotting the TTF for each of the sample 
with  the  same  stress  condition  in  lognormal  plot,  the  t50 (time  for  50% of  sample 
reaching failure criteria) for each stress conditions can be determined. With these t50 
from each of the stress condition, the activation energy (Ea), current exponent (p) and 
constant A can be determined (JESD63, 1998).
3.7 NBTI Measurement Techniques
The initial reported NBTI results were based on conventional DC Stress-Measure-Stress 
method, essentially the same approach as HCI testing. During the Measure phase, the 
MOSFET I-V characteristics are measured with a semiconductor parameter analyzer or 
the change in interface states is measured using charge pumping technique (with pulse 
generator). As the recovery effect is found to be playing a significant role in measured 
data, new techniques were developed, in an attempt to minimize the recovery effect, 
such as On-The-Fly (OTF) technique and its variants. In recent years, other advanced 
NBTI measurement techniques were developed (such as Fast Switching, Ultra Fast VTH, 
Fast VG-Ramp) in a continue quest to deal with the recovery effect.
3.7.1 Conventional DC Stress-Measure-Stress method
Conventional DC Stress-Measure-Stress method has been used initially to characterize 
NBTI degradation mechanism (La Rosa et al., 1997; JESD90, 2004; etc.). This is the 
similar approach being used to perform HCI stress, where transistor characterization 
(measuring parameters like ID, VTH or Nit) is performed before applying stress bias. It 
then  follows  with  stress  for  a  period  of  time,  stops  the  stress,  repeats  the  same 
parametric measurement and continues the stress again. The stress-measure-stress cycle 
will  be  repeated  and  all  the  parametric  characterization  will  be  done  at  the  same 
temperature. The whole process is depicted in Figure 3.9.
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Typically,  the  ID is  determined  from  ID-VD measurement  and  the  VTH is 
determined  from  ID-VG measurement.  This  can  be  achieved  through  standard 
semiconductor parameter analyzer with SMU and also a wafer probe station with hot 
chuck (if the sample is in wafer form). The interface traps, N it is popularly measured 
with  charge  pumping  method,  which  required  a  pulse  generator  on  top  of  the 
semiconductor parameter analyzer and wafer probe station with hot chuck. 
There is a period of time (“dead” time) between “stress” and “measure” phase, 
which depends on equipment type and configuration of SMUs connection. This “dead” 
time varied from researcher to researcher and is frequently not given in publications. 
When it  is  discovered  that  the  “dead” time is  quite  important,  due  to  the  recovery 
mechanism, various techniques were developed to minimize the “dead” time (in other 
words, to minimize the recovery).
Figure 3.9: Conventional DC Stress Measure Stress flow (JESD90, 2004).
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3.7.2 On-The-Fly Measurement Method
Rangan et  al.  (2003) uses VD = 50 mV and monitors the linear drain current (IDLIN) 
during stress and recovery, in order to minimize recovery due to the switching from 
stress  to  measurement.  IDLIN shifts  are  proportional  to  VTH shifts  and  therefore 
proportional to defect generation. Time delay (“dead” time) between stress and recovery 
measurements is minimized by quickly switching the gate voltage from stress level to 
recovery level using a function generator unit, through a trigger from a semiconductor 
parameter analyzer.
Denais et al. (2004) and Huard et al. (2005) propose the On-The-Fly method, 
which is a modification based on Rangan et al. (2003) method. A voltage pulse of ~ 50 
mV is applied to the drain and ID is being recorded at the end of the stress period, 
without interrupting the stress (as shown in Figure 3.10(a)). This is repeated and in this 
way ID degradation is recorded with minimal “dead” time. Since the ID current depends 
on threshold voltage, mobility and other device parameters, it is not possible to extract 
the  ΔVTH.  In a modification of this method (coined as second level On-The-Fly), as 
shown in Figure 3.10(b), a small gate voltage pulses are applied on the DC gate stress 
voltage, at the same time of the drain voltage pulse. The ID is measured at the three 
different  gate  voltages,  allowing  the  transconductance  (gm)  at  stress  level  to  be 
determined. With both ID and gm at stress available, the ΔVTH can be determined.
The OTF method seem to be able to eliminate the “dead” time, but there are 
limitations to get a correct extraction of  ΔVTH. The measurement of the first ID data 
point after the initiation of the stress requires a certain amount of time from the moment 
the stress is started. Significant trapping may take place and it is highly dependent on 
instrumentation used (measurement delay)  and spontaneous interface trap generation 
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(Shen et al., 2006). The shift in ID measured with OTF is sensitive to the hole traps that 
are  activated  at  VG,stress.  In  addition,  the  error  due  to  mobility  degradation  is  not 
accounted for in the extracted ΔVTH (Hu et al., 2008) for OTF method.
Figure 3.10: Measurement schematics for (a) drain current (Denais et al., 2004), (b) 
drain current and transconductance without interrupting stress (Huard et al., 2005).
3.7.3 Fast Switching Method
An improvement to the OTF method was proposed by Kaczer et al. (2005) by using fast 
switching of gate voltage from stress level (VG,stress) to measurement level (VG,meas). The 
ID-VG characteristics of an unstressed device is measured initially so that VTH before 
stress (VTH0) can be determined. Then the gate voltage is lowered briefly from its stress 
value to a voltage near VTH before stress (VG,meas ≈ VTH0) and the ID is measured. This 
VG,meas will be used for all the measurement phase. The drain is kept constant at -50 mV 
throughout the stress and measurement phase. The gate voltage shift of the stressed ID is 
converted to ΔVTH by horizontally shifting the initial ID-VG curve. This can be achieved 
by solving the parabolic equation that describes the portion of initial pre-stress ID-VG 
curve near the VG,meas and assuming the shape of that portion of ID-VG curve do not 
changed after stress.
Measuring  ID at  gate  voltage  near  VTH0 is  essentially  the  approximation  of 
extracting threshold voltage through constant current method (see Section 3.2.1(b)). The 
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advantage of measuring ID near VTH0 is that no hole trapping in pre-existing traps takes 
place during measurement as gate voltage is quite low and the measurement can be 
done very fast as this is just a 1-point measurement.
Figure 3.11: (a) The pMOSFET is biased as shown. VG is varied between the 
measurement and stress values while ID is monitored. (b) VG is converted to ΔVTH by 
horizontally shifting the initial ID-VG curve (Kaczer et al., 2005).
Another way of extracting ΔVTH from the measured ID in between stress cycle is 
using  the  extracted  subthreshold  slope  (SS)  from the  initial  pre-stress  ID-VG curve 
plotted on semi-log plot as shown in Figure 3.12 (a). The ID being measured in this 
biasing  condition  is  essentially  the  subthreshold  current  of  the  pMSOFET.  The 
subthreshold current, even though is small, flows through the entire channel and will 
potentially be able to detect charge exchange between the oxide and the substrate all 
along  the  channel.  By  assuming  that  the  subthreshold  slope  does  not  changed 
significantly with stress,  the  ΔVTH can be calculated through the following equation 
(Huard et al., IRW 2005):
V TH t  =
log  I D0 − log  I D t 
SS
                                 (3.8)
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This  Fast  Switching  method  with  1-point  ID measurement  had  been  drafted  to  the 
JEDEC Committee 14.2.2, to be approved as a NBTI measurement standard, in addition 
to current existing test standard JESD90 (Conventional DC Stress-Measure-Stress).
Schlunder et al. (2008) introduce an improved version of this Fast Switching 
method. Instead of performing a 1-point ID measurement after stress, 2-point ID 
measurements are made (at 2 different VG,meas). This allows SS between stress cycles to 
be determined, as it shows that the SS is not constant when the stress time increases. 
The change in SS affects the extracted ΔVTH, and Equation (3.8) can be rewritten as:
V TH t  =
log  I D0 − log  I D t 
SS t 
                              (3.9)
Figure 3.12: (a) ID-VG plotted in semi-log plot. The subthreshold slope is the linear 
portion of the curve. (b) The subthreshold slope (SS) can be easily extracted by solving 
the exponential equation on the linear portion (Schlunder et al., 2008).
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3.7.4 Other Advanced Measurement Methods
Other  advanced measurement  methods were developed to further  reduce the “dead” 
time. These methods deviate from the standard parameter analyzer type of equipment by 
adding extra  circuitry or  other  instruments.  Very often,  these advanced methods are 
either being patented,  require custom build circuit  board which is  not commercially 
available  or  require  expensive  new  measurement  unit  which  is  capable  of  fast 
measurement. Therefore, these techniques will be costly and the old wafer fabrication 
plant will be reluctant to use such techniques.
The Ultra Fast VTH method was introduced by Reisinger et al. (2006) utilizing a 
feedback loop to force a constant current across the source and drain of pMOSFET. An 
Opamp is then used to try to zero the difference between actual current and current 
setpoint (usually the constant current to extract VTH), by applying appropriate VG. With 
the test configuration depicted in Figure 3.13, the VG can be recorded after the settling 
time of the feedback loop (about 1 µsec after stress). This VG value will be the VTH after 
stress, as the ID = current setpoint.
Figure 3.13: Test configuration of Ultra Fast VTH Method (Reisinger et al., 2006).
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Kerber et  al.  (2003) introduced the fast  ID-VG measurement  method with  VG 
Ramp (from Pulse Generator)  and utilized an oscilloscope for  measurement  (Figure 
3.14(a)). The ramp in VG will cause fluctuation in VD (as a result of fluctuation in the ID) 
and records by the oscilloscope. ID is then calculated as follows: 
I D =
100mV
V D
⋅ 100mV − V DRL                                   (3.10)
With the value of the calculated ID, the ID-VG curve can be reconstructed to determine 
the  VTH.  However,  there  is  a  relative  delay  between  ID and  VG waveforms  (due  to 
parasitic capacitance, highlighted in red color in Figure 3.14(a)), resulting in the ID-VG 
curve distortion. Shen et al.  (2006) introduced an improved version of this  Fast VG-
Ramp method  by  adding  extra  circuitry  and  proper  cabling  to  ensure  same  signal 
propagation delay (see Figure 3.14(b)) between the drain and gate. With this setup, the 
measurement delay (“dead” time) can be reduced down to 1 µsec.
Figure 3.14: (a) Test configuration of Fast VG-Ramp introduced by Kerber et al. (2003). 
(b) An improved version with extra circuitry and same length coaxial cable, being 
introduced by Shen et al. (2006).
Further reduction in the “dead” time is achieved with the Ultra Fast Switching 
method introduced by Du et al. (2009), which is based on pulsed I-V measurement. This 
test  configuration  requires  new  measurement  instrument  that  incorporates  Pulse 
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Generator  Unit,  Source  Measurement  Unit,  and  Oscilloscope  (see  Figure  3.15(a)). 
Pulsed I-V is a measurement technique aimed at minimizing self heating of transistor 
during  I-V  measurement.  With  the  gate  of  pMOSFET  constantly  being  stressed, 
measurement at a specific interval is achieved by injecting a narrow positive pulse of vg 
which momentarily brings the overall gate voltage down to measurement level (Figure 
3.15(b)).  Corresponding  change  in  ID is  converted  into  voltage  (via  an  internal 
resistance) and measures by a high speed digital oscilloscope. The “dead” time for this 
technique can be reduced down to < 100 nsec.
Figure 3.15: (a) Ultra Fast Switching test configuration utilizing pulsed I-V 
measurement scheme. (b) Waveform showing the stress and measurement. (Du et al., 
2009).
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Chapter 4. Research Methodology
4.1 Introduction
This chapter will provide an overview of the project methodology by using a flow chart, 
and follows by the detailed description of the flow chart. The flow chart will serve as 
the  guideline  for  the  activities  carry  out  on  this  project  to  achieve  the  objectives 
specified in Chapter 1. In order to achieve these objectives, the flow chart will lay out 
the available options to be evaluated and making decision to proceed to next step. The 
following sections  will  cover  the considerations  in  selecting the sample,  equipment, 
measurement  methods,  biasing  condition  and  experimental  setup  for  performing 
characterization on NBTI degradation.
4.2 Research Project Flow Chart
The project flow chart is mainly divided into 2 major phases: the feasibility study phase 
and the experimental phase. The feasibility study phase looks into the selection of the 
correct pMOSFET to be used for performing experiment on the available wafer sample 
and to ensure the existing hardware (measurement system and probe station) is capable 
of  making  the  correct  and  accurate  measurement.  Before  embarking  onto  the 
experimental phase, the measurement obtains from this feasibility study phase will be 
used to benchmark with other test system to make sure that the hardware performance is 
up  to  the  industry  standard.  The  experimental  phase  will  cover  the  experiments  to 
characterize  the  NBTI  degradation  on  the  selected  pMOSFET  using  conventional 
method.  This  phase  also includes  other  characterization experiments  by varying the 
stress temperature, channel length and gate oxide thickness. The last part of this phase 
will  evaluate  the  fast  measurement  methods  that  can  be  implemented  on  existing 
hardware and performs experiments on the selected fast method to compare with the 
conventional method.
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Figure 4.1 and 4.2 show the project flow chart for the feasibility study phase and 
experimental phase respectively.
Figure 4.1: Flow chart showing the feasibility study phase of the project. The flow chart 
will continue to Figure 4.2.
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Figure 4.2: Continuation of project flow chart showing experimental phase.
50
Varying temperature on standard pMOSFET
Is different
L ok?
Varying gate-oxide thickness (Tox)
Is different Tox ok?
Conventional SMS on standard
pMOSFET @ 125ºC
Is conventional SMS
result ok?
Is different
temperature ok?
Varying channel-length (L)
End
Is Fast method
result ok?
Fast method experiment
Select Fast method
Evaluate Fast method 1 Evaluate Fast method 2
Yes
No
Yes
No
Yes
No
Yes
No
Yes
No
E
xp
er
im
en
ta
l P
ha
se
4.3 Wafer Sample
The wafer sample provided by the wafer fabrication plant is an 8” wafer, fabricated on a 
0.18  µm dual gate oxide CMOS process. To characterize the NBTI degradation,  the 
stress test needs to be performed on isolated pMOSFET. This specifically designed test 
structure allows the pMOSFET to be probed by a probe station, enabling voltage bias to 
be applied and current being measured during stress and measurement cycles of NBTI 
test. 
Based on the information provided by the wafer fabrication plant,  the wafer 
sample is a production wafer, with test structures located on the scribe lane (Figure 4.3). 
The scribe lane is the area in between product IC and this area will be destroyed when 
the  wafer  is  being  saw  during  assembly  into  packaged  IC.  Therefore,  all  the 
measurement collected from test structures need to be done at wafer level. 
Figure 4.3: Wafer map showing the location of test structures of interest.
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4.3.1 Pad group design
As described by the documentation from wafer fabrication plant, similar type of test 
structures with different designs are grouped together with naming started with “ET” 
(Figure 4.3), with each test group consists of 18 probe pads. For example, ET01 groups 
all the thin oxide nMOSFETs together, and the transistors are connected with common 
gate, common source and common substrate pad. For thin oxide pMOSFETs, they are 
found in ET02 and thick oxide pMOSFETs are found in ET04 (Figure 4.4) with similar 
style of connection.
Figure 4.4: Description of pad group ET02 (left, thin oxide pMOSFET) and ET04 
(right, thick oxide pMOSFET).
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With  this  common  gate,  common  source  and  common  substrate  style  of 
connection, 15 transistors can be grouped together under one pad group, allowing more 
transistors to be placed into the limited space of the scribe lane. This scheme will allow 
the production automatic tester to perform testing more efficiently and to reduce the test 
time. However, the common gate connection among different transistors is not desirable 
for NBTI stress test. For example, if 10/0.18 µm pMOSFET is under NBTI stress test, 
pad 8 is biased at stress voltage; pad 2, 9 and 10 will be biased to ground. Due to pad 8 
(gate pad) is being biased at stress voltage, all other transistors with the gate connected 
to this pad will be stressed to some extent, even though their respective drain pad is 
floating.  For production testing,  this  will  not be an issue as the applied bias during 
production testing is typically at nominal operating voltage. In the case when there are 
test  items in the production testing that required applied voltage that  is  higher than 
nominal operating voltage, those test items will be tested last for that particular pad 
group, in order not to interfere with the results of other test items. Hence, when one of 
the transistors in a particular pad group has been stressed for NBTI, other transistors in 
the same pad group will not be eligible for NBTI stress test. This will limit the number 
of sample that can be used on each wafer for this project.
As the wafer samples provided are production wafer, it is the standard procedure 
for  the  wafer  fabrication  plant  to  perform  production  testing  on  scribe  lane  test 
structures, to determine whether the wafer produced is within specification limit.  An 
inspection under high magnification optical microscope revealed that the wafer sample 
had been tested for at least 5 locations across the wafer, with some wafers being tested 
on more locations. These tested locations have visible probe mark under the optical 
microscope. As the voltage level being used during production testing is unknown and 
for the reason not to introduce unfavorable factor into the experimental study, these 
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tested locations will be excluded from this NBTI study.
Another consideration that needs to be taken is the design of transistor, which is 
represented by W/L in Figure 4.4. As per the design rule for this process technology, the 
minimum channel length (L) for thin oxide pMOSFET is 0.18 µm and for thick oxide 
pMOSFET is 0.30 µm. To reduce the shallow trench isolation (STI) effect on transistor 
performance, transistors with larger channel width (W) are preferred. From Figure 4.4, 
the 10/0.18 µm and 10/0.30 µm transistor are selected for NBTI testing. There are also 
transistors with a 10% reduction in channel length available in ET02 and ET04, and 
they  are  not  expected  to  show  any  significant  difference  in  NBTI  performance  as 
compared with minimum channel length transistor (per design rule), hence will not be 
used  in  this  experimental  study.  To study the  variation  of  channel  length  on  NBTI 
degradation, pMOSFET with 10/10 µm design will be used.
4.3.2 Selection criteria for pMOSFET
The summarized list of pMOSFET selection criteria for this NBTI experimental study is 
as shown below:
• Any pad group that had been probed by the wafer fabrication plant will not be 
used anymore.
• When one of the transistors in a pad group had been subjected to NBTI stress, 
other transistors in the same pad group will not be used for NBTI stress.
• pMOSFET with minimum channel length and wide channel width as per design 
rule will be used, e.g. 10/0.18 µm for thin oxide, 10/0.30 µm for thick oxide.
• To study the channel length variation on NBTI degradation,  pMOSFET with 
10/10 µm design will be used.
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4.4 Hardware: Keithley Measurement System
The common practice to measure transistor parameter is to apply voltage bias on the 
transistor  terminals  and  measures  the  current  on  those  terminals  at  the  same  time 
(Ketchen and Bhusan, 2011). This needs the voltage source and current meter connected 
to  the  same  terminal.  To  simplify  this  setup,  commercially  available  Source 
Measurement unit (SMU) is often used. The currently available system, Keithley 4200 
Semiconductor Characterization System (SCS) consists of three SMUs and a ground 
unit (GNU). This is not a preferable configuration as usually four SMUs are needed for 
transistor I-V measurement. To circumvent this short coming, the connection to Source 
or Bulk can be substituted by the GNDU, as during transistor parameter measurement 
and NBTI stressing, Source and Bulk are grounded and the current on Source and Bulk 
is not required to be measured. Figure 4.5 shows the front panel of Keithley 4200 SCS.
Figure 4.5: Keithley 4200 SCS front panel (Keithley, 2009).
4.4.1 Correlation of Keithley 4200 SCS to Industry
Before the start of NBTI stressing experiments, the accuracy and repeatability of SMUs 
in Keithley 4200 SCS need to be correlated to be at  least  on par with the industry 
production  tester.  The  SMU operates  as  a  voltage  or  current  source  (depending on 
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source function) connected in series with an I-Meter, and connected in parallel with a V-
Meter (Figure 4.6). The voltage limit (V-limit) and current limit (I-limit) circuits limit 
the voltage or current to the programmed compliance value. The best way to complete 
this verification is to run the same measurement on the wafer sample as those being 
performed by the production test from wafer fabrication plant. ID-VD and ID-VG sweep 
measurement at room temperature will be performed on a 10/0.18 µm pMOSFET from 
the wafer sample. The saturation drain current and threshold voltage will be extracted 
respectively. The saturation drain current and threshold voltage are the key parameters 
for  any  transistor  and  will  be  benchmarked  against  the  same  data  from the  wafer 
fabrication plant.
Figure 4.6: Typical configuration of a SMU (Keithley, 2009).
The 3 SMUs on the Keithley 4200 SCS will be connected to Drain, Gate and 
Source pad of the pMOSFET and the GNDU will be connected to the Bulk pad. ID-VD 
sweep at different VG will be performed to check the pMOSFET transfer characteristic 
and to extract saturation drain current, IDSAT at this biasing condition: VD = VG = -1.8 V, 
VS = VB = 0 V. In addition, ID-VG sweep at VD = -0.1 V (linear region) is performed to 
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extract  the  constant  current  threshold  voltage  (VTCI).  These  measurements  will  be 
repeated 5 times to  check the repeatability of  the SMUs. The VTCI is  defined as in 
Equation (4.1), in line with the definition from the wafer fabrication plant and JESD90 
(2004).
V TCI = V G @ I D = −0.1 A∗
W
L                                (4.1)
4.4.2 Keithley 4200 SCS correlation results
Table 4.1 below shows the measured data at Keithley 4200 SCS and data from the wafer 
fabrication  plant  production  tester.  Figure  4.7  and  4.8  are  showing  the  transfer 
characteristic  of  ID-VD and  ID-VG sweep,  with  data  from  wafer  fabrication  plant 
(WfrFab) plotted on the same chart.
Table 4.1: Correlation data on IDSAT and VTCI showing the data from wafer fabrication 
plant matching very well with Keithley 4200 SCS.
This data shows that the measurement made by Keithley 4200 SCS is correlated 
to the data from the production tester at the wafer fabrication plant. Both IDSAT and VTCI 
from the production tester overlap exactly on the plot in Figure 4.7 and Figure 4.8. This 
shows that the Keithley 4200 SCS is capable of measuring current at linear region (low 
current) and saturation region (high current) of the transistor. Also, the Keithley 4200 
SCS is capable of making accurate repeatable measurements, as indicated by the small 
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Meas1 -2.5931E-3 Meas1 -0.5000
Meas2 -2.5921E-3 Meas2 -0.5001
Meas3 -2.5924E-3 Meas3 -0.5002
Meas4 -2.5910E-3 Meas4 -0.5001
Meas5 -2.5929E-3 Meas5 -0.5001
Mean -2.5923E-3 Mean -0.5001
8.2993E-7 7.0711E-5
-2.5975E-3 -0.5070
ID-VD Sweep IDSAT (A) ID-VG Sweep VTCI (V)
Std. dev. Std. dev.
WfrFab WfrFab
standard deviation value in Table 4.1.
Figure 4.7: ID-VD sweep with VG stepping from 0 V → -1.8 V at step of -0.3 V. The red 
color square is the IDSAT data from wafer fabrication plant.
Figure 4.8: ID-VG sweep at VD = -0.1 V, plotted on semi-log scale. The ID is in absolute 
form. For 10/0.18 µm pMOSFET, VTCI is VG @ ID = 5.556E-6 A. The red color square is 
the VTCI data from wafer fabrication plant.
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4.5 Hardware: Everbeing Probe Station
For this project, the sample for experimental study is in wafer form. Therefore, a probe 
station with hot chuck is required, as the NBTI stress will require high temperature. The 
probe station is to hold the wafer (with vacuum) and provides connection to the SMUs 
and GNU in Keithley 4200 SCS. The hot chuck, where the wafer sample will be placed 
on top of it will provide the temperature to the wafer sample, through the temperature 
controller. This probe station is made by Everbeing, with a 6” hot chuck (mounted on 
anti-vibration stage) and 4 micro-positioners that hold the probe needle (Figure 4.9). 
The micro-positioners are connected to the SMUs of Keithley 4200 SCS with triaxial 
cable. Care must be taken when adjusting the position of micro-positioner as the base is 
magnetized. The micro-positioner is being hold firmly on the platen of the probe station 
by magnetic force.
Figure 4.9: Everbeing probe station (Everbeing, 2002).
4.5.1 Temperature profiling on Everbeing probe station
NBTI stress needs to be done at  elevated temperature (JESD90, 2004),  and the hot 
chuck  on  the  Everbeing  probe  station  needs  to  deliver  accurate  and  consistent 
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Platen
Micro-positioner
Hot chuck
temperature control. The wafer sample which is 8” in diameter has to be placed on the 
smaller 6” hot chuck. Due to the difference in size, the temperature on the wafer surface 
needs to be verified first. High temperature (e.g. 125 oC) will be set on the Temperature 
Controller of the hot chuck, and allows it to stabilize for at least 10 minutes. Then the 
temperature on the wafer surface will be measured by Fluke 568 thermometer, using a 
K-type thermocouple at different locations across the wafer surface, according to the 6” 
diameter of the hot chuck, to check for the profile of temperature gradient. Due to the 
larger size of the 8” wafer, the area that is not in contact with the 6” hot chuck will not 
be  measured.  The temperature  at  the  same location  will  be measured  for  at  least  5 
minutes, to check for the temperature fluctuation. 
4.5.2 Results of temperature profiling
Due  to  the  heat  dissipation  from  the  larger  wafer  sample  under  the  lab  ambient 
condition,  the temperature across the wafer surface is not even. In fact,  none of the 
measured temperatures across the different locations on the wafer shows the same value 
as the setting on the Temperature Controller. After several trial runs, the Temperature 
Controller has to set at 145 ºC in order to achieve a value of 125 ºC on the location of 
wafer surface that  is  correlated to  the center of the hot chuck.  Table 4.2 shows the 
minimum, maximum and mean value of the temperature at different locations with the 
measurement locations depicted in Figure 4.10. To assess the relationship between the 
setting on Temperature Controller and actual wafer surface temperature, another set of 
measurements with Temperature Controller set at 125 ºC is performed with the results 
shown in Table 4.3.
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Table 4.2: Wafer surface temperature measured with Fluke 568 thermometer at different 
locations of the hot chuck, with Temperature Controller set at 145 ºC.
Figure 4.10: Everbeing probe station hot chuck profile with an 8” wafer sample.
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Chuck Location Min (°C) Max (°C) Mean (°C)
Top1 119.7 120.1 119.93
Top2 120.4 120.9 120.67
Top3 122.5 123.8 123.1
Center 125 125.6 125.3
Bottom3 122.8 123.1 122.97
Bottom2 121.7 122.4 121.97
Bottom1 119.8 120.4 120.13
Left1 121.4 121.8 121.57
Right1 120.6 121.5 121.07
Top1 Top2 Top3 Center Bottom3 Bottom2 Bottom1 Left1 Right1
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Table 4.3: Additional set of measurement at 3 locations with Temperature Controller set 
at 125 ºC.
4.5.3 Constraints in using Everbeing hot chuck
The results from Table 4.2 show there is a difference between the temperature set at the 
Temperature Controller  and the temperature on the wafer  surface.  The difference is 
about 20  ºC, e.g.  when the target is to achieve 125  ºC on the wafer surface that is 
corresponded to the center of the hot chuck, the Temperature Controller needs to set to 
145 ºC. This correlation is further confirmed by an additional set of measurements with 
Temperature Controller set at 125 ºC, as shown in Table 4.3.
The temperature profile across the hot chuck varies by about 5  ºC, which is 
unavoidable, considering the sample (in this case an 8” wafer) is much larger than the 
6” hot chuck and the hot chuck is not enclosed. This creates a constraint in using the 
Everbeing hot chuck. To ensure the consistency in performing the NBTI experimental 
study, the temperature gradient effect need to be minimized. Hence, it is advisable to 
position the wafer in such a way that the transistor targeted for stressing will always be 
close to  the center  of the hot  chuck when performing NBTI stress,  to maintain the 
temperature to be consistent across different transistors for the same stress temperature.
If a different size or type of sample is being used, a new temperature profiling 
needs to be carried out, as the rate of temperature dissipation will be different.
62
Chuck Location Min (°C) Max (°C) Mean (°C)
Top2 100.9 101.9 101.4
Center 104.6 105.2 104.9
Bottom2 101.3 102.1 101.8
4.6 NBTI Study with Conventional DC Stress-Measure-Stress Method
With  the  Keithley  4200  SCS  correlated  to  the  production  tester  from  the  wafer 
fabrication plant and the probe station hot chuck temperature profile determined, the 
project  can move on to  the  experimental  phase.  The NBTI experimental  study will 
commence with the conventional DC Stress-Measure-Stress method. The main purpose 
of performing the NBTI characterization using conventional DC Stress-Measure-Stress 
method is to establish a baseline for this 0.18 µm CMOS process technology and also 
builds an understanding on NBTI degradation. The experimental steps for this method 
have  been  described  in  Section  3.7.1.  During  initial  characterization  and  interim 
characterization, ID-VD sweep and ID-VG sweep will be performed and the IDSAT, VTEXT 
and VTCI will be extracted. 
4.6.1 Experimental set-up and conditions
The transistor selected for conventional DC SMS method will be the 10/0.18 µm thin 
oxide (Tox = 2.9 nm) pMOSFET, as this is the core transistor being used in this 0.18 µm 
CMOS process. The 8” wafer will be placed on the hot chuck of the probe station. The 
temperature controller will be set at 20 ºC higher than target temperature on center of 
hot chuck. The bond pads for the targeted pMOSFET will be probed using the micro-
positioners, which are connected to the SMUs and GNUs of the Keithley system. The 
temperature on the wafer will be stabilized for 5 minutes after the temperature controller 
reached the set temperature. The temperature on the target pMOSFET will be measured 
with Fluke 568 thermometer before commencement of measurement and stress tests.
The stress voltage applied to the gate needs to be lower than the gate oxide 
breakdown voltage (~ -5.9 V, as per production data from wafer fabrication plant). In 
any reliability stress test with elevated stress condition, it  is always advisable to use 
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stress condition as close to the use condition as possible, by taking into account the time 
requires to reach the target level of degradation. Trial experiment runs are carried out on 
10/0.18  µm  pMOSFET on  current  equipment  setup  to  estimate  the  stress  voltage 
requires to complete the experimental study within a reasonable time frame. From the 
trial experiment runs, the stress voltage applied to the gate of pMOSFET will be -2.8 V, 
-3.0 V, -3.2 V & -3.4 V at temperature of 125  ºC. The biasing configuration during 
stress  is  illustrated  in  Figure  4.11  and  the  stress  conditions  with  sample  size  are 
summarized in Table 4.4.
Table 4.4: Stress conditions for conventional DC SMS.
Figure 4.11: Bias configuration during NBTI stress of a pMOSFET (Yamamoto, 1999).
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Temperature 125 °C 125 °C 125 °C 125 °C
Gate (SMU1) -2.8 V - 3.0 V - 3.2 V - 3.4 V
Drain (SMU2) 0 V 0 V 0 V 0 V
Source (SMU3) 0 V 0 V 0 V 0 V
Bulk (GNDU) GND GND GND GND
Sample size 5 5 5 5
pMOSFET 10/0.18 µm 10/0.18 µm 10/0.18 µm 10/0.18 µm
4.7  The  Effect  of  Temperature,  Gate  oxide  Thickness  and  Channel 
Length on NBTI Degradation
NBTI  degradation  is  highly  dependent  on  temperature  and  IC  in  normal  operating 
condition will dissipate power, raising the temperature of the IC and also the transistor. 
Hence, it is important to understand the temperature effect on NBTI degradation. To 
study the temperature effect, experiments conducted at other temperatures (105 ºC and 
145 ºC) will be carried out. This enables the extraction of activation energy (Ea) that is 
due  to  the  temperature  effect.  These  experiments  will  use  the  same  stress  voltage 
applied  to  the  gate  as  in  Table  4.4,  with  the  same  sample  size.  The  variation  of 
temperature (105 ºC and 145 ºC.) is achieved by setting the Temperature Controller to 
125 ºC and 165 ºC , taking into account the offset determined in Section 4.5.2.
Typically in IC fabricated on 0.18 µm dual gate oxide CMOS process, there will 
be some transistors designed with channel length larger than  0.18 µm, as required by 
some of the circuitry. The NBTI degradation of this larger channel length pMOSFET 
needs to be assessed. For this experiment, the variation of channel length is achieved by 
stressing thin oxide pMOSFET with larger channel length. Based on the pMOSFET 
selection criteria determined in Section 4.3, the 10/10  µm thin oxide pMOSFET (see 
Figure 4.4, pMOSFET in pad 1 of ET02) will be subjected to the NBTI stress, using the 
stress  conditions  and  sample  size  found  in  Table  4.4.  This  will  enable  a  good 
comparison with 10/0.18 µm thin oxide pMOSFET results. 
Another aspect of transistor geometric effect to NBTI degradation is the gate 
oxide  thickness  (Alam  and  Mahapatra,  2005).  The  input/output  circuitry  is  often 
designed with transistors operating at higher voltage, which is 3.3 V in this 0.18  µm 
dual gate oxide CMOS process. To operate transistor at such voltage level, thicker gate 
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oxide (Tox = 5.6 nm) is required. This variation of gate oxide thickness can be achieved 
by using 10/0.30 µm pMOSFET (minimum channel length for thick oxide) in ET04 in 
Figure 4.4. The stress voltage applies to the gate of thick oxide pMOSFET will be set at 
-6.07 V, -5.70 V, -5.32 V and -5.0 V, lower than the gate oxide breakdown voltage of 
-11.4 V (as per production data from wafer fabrication plant). These voltage levels are 
selected based on the need to maintain the same electric field across the gate oxide as 
those stress voltages in 10/0.18 µm thin oxide pMOSFET stress. The stress conditions 
for thick oxide 10/0.30 µm pMOSFET is summarized in Table 4.5. Similarly, the plan is 
to apply each stress condition to 5 thick oxide pMOSFETs.
Table 4.5: Stress conditions for thick oxide pMOSFET.
4.8 Alternative to Advance Fast Measurement Technique
The last phase of this NBTI experimental study will look into the fast measurement 
techniques during the interim characterization to reduce the “dead” time. As described 
in Section 3.7, various advance fast measurement techniques had been demonstrated, by 
employing new hardware, additional proprietary circuitry and/or customized software 
developed in-house, to reduce the “dead” time down to micro-second or nano-second. 
The implementation  of  these  advance  fast  measurement  techniques  on  standard  test 
system with DC SMUs (such as the current equipment setup on Keithley 4200 SCS) is 
not  feasible.  Hence,  these  fast  measurement  techniques  such  as  On-The-Fly,  Fast 
Switching, Ultra Fast VTH, Fast VG Ramp and Ultra Fast Switching will not be evaluated 
in this experimental study.
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Temperature 125 °C 125 °C 125 °C 125 °C
Gate (SMU1) -5.0 V - 5.32 V - 5.70 V - 6.07 V
Drain (SMU2) 0 V 0 V 0 V 0 V
Source (SMU3) 0 V 0 V 0 V 0 V
Bulk (GNDU) GND GND GND GND
Sample size 5 5 5 5
pMOSFET 10/0.30 µm 10/0.30 µm 10/0.30 µm 10/0.30 µm
4.8.1 Optimized ID-VG sweep (VTHopt)
In an attempt to assess the effect of “dead” time on NBTI degradation characteristic, an 
optimized ID-VG sweep for interim characterization is proposed here. This optimized ID-
VG sweep makes use of the characteristic of extracting VTCI from ID-VG sweep data. 
Section 3.2 explained in detail the measurement and extraction of threshold voltage, 
VTEXT and VTCI. Comparing between the two threshold voltage measurement methods, 
VTCI can be determined faster than VTEXT, as VTCI is determined from interpolation of two 
VG value  at  the  fixed  Io*W/L.  Therefore,  only  a  short  range  of  ID-VG sweep 
measurement  that  centers  around  the  VTCI-0 (VTCI before  stress)  is  required.  As  a 
comparison, VTEXT required a full ID-VG sweep in order to generate the maximum point 
in  transconductance  to  perform  the  extrapolation  to  obtain  threshold  voltage.  This 
involves  more  measurement  points  being  made,  and  the  total  measurement  time  to 
obtain VTEXT will be longer than VTCI. This difference is described graphically in Figure 
4.12.
For this Optimized ID-VG sweep, a short sweep with VG that centers at VTCI-0, (VG 
= VTCI-0 ± 0.1 V) is used during the interim characterization. This short range of ± 0.1 V 
is  selected to provide enough room to capture all  the changes in  VTCI during NBTI 
stress, based on the results of Conventional DC Stress-Measure-Stress method (Figure 
4.13). The extracted threshold voltage from the Optimized ID-VG sweep will be named 
as VTHopt, to distinguish it from VTCI measured in conventional DC SMS method. 
During the conventional DC SMS, the interim characterization (full sweep on ID-
VD and  ID-VG)  takes  about  9  seconds.  By  eliminating  the  ID-VD sweep  and  using 
Optimized  ID-VG sweep  measurement,  the  interim  characterization  “dead”  time  is 
reduced to about  1 second, a 9 times improvement over the conventional DC SMS 
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method.
Figure 4.12. ID-VG sweep showing the minimum range of measurement to determine 
VTEXT and VTCI. This data is measured at room temperature.
Figure 4.13: A portion of the ID-VG sweep measurement from conventional DC SMS, 
showing the VTCI-0, and the subsequent increase in VTCI as the stress progresses.
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Chapter 5. NBTI Experimental Results and Discussion
5.1 Introduction
The Conventional DC Stress-Measure-Stress NBTI experimental data will be reviewed 
and  analyzed  in  this  chapter.  The  raw  data  (ID-VD and  ID-VG degradation  curves) 
collected on the  0.18  µm thin  oxide pMOSFET by the Keithley 4200 SCS will  be 
analyzed. This will be followed by analysis of shift in pMOSFET parameters, such as 
IDSAT, VTEXT and VTCI. Next, the NBTI lifetime extraction will be discussed, which will be 
of interest  to the wafer fabrication plant. Data from the experiments on temperature 
effect,  channel  length  effect  and  gate  oxide  thickness  effect  will  be  analyzed  and 
reviewed based on parameter degradation and lifetime comparison with 0.18  µm thin 
oxide pMOSFET. Also, the VTHopt data from optimized ID-VG sweep will be analyzed, 
showing its advantage over Conventional DC Stress-Measure-Stress method. Lastly, a 
discussion on the potential of applying the optimized ID-VG sweep method to the wafer 
fabrication plant will end this chapter.
5.2 Measurement Accuracy and Repeatability
In  any  experiment  where  measurement  is  required,  the  data  obtained  needs  to  be 
accurate, stable and repeatable. In the discussion of Keithley measurement system in 
Section  4.4,  it  was  shown  that  the  measurement  data  obtained  is  accurate  and 
repeatable. In fact, the IDSAT and VTCI data are correlating well to the production data 
from the wafer fabrication plant. In addition, the hot chuck temperature profiling in 
Section 4.5 has established a relationship between the temperature controller and target 
temperature on center of hot chuck. It also identifies the central zone on the hot chuck 
for  the  sample  to  be  located,  in  order  to  maintain  a  stable  and  accurate  target 
temperature on the sample. These initial works in Section 4.4 and 4.5 have ensured the 
integrity of data obtained subsequently.
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5.3 ID-VD and ID-VG Degradation Curves
The  raw  data  collected  from  Keithley  4200  SCS  during  conventional  DC  SMS 
experiments will be the ID-VD curves and ID-VG curves. When these curves are plotted 
together, it  show visually the degradation of the transfer characteristic of pMOSFET 
operation under NBTI stress. Figure 5.1 and 5.2 show the example of ID-VD (at VG = 
-1.8 V) and ID - VG (at VD = -0.1 V) curves for VG,stress = -3.4 V @ 125 ºC respectively. 
Other  stress  voltages  will  produce  similar  type  of  degradation  plot,  with  different 
magnitude of degradation.
Plotting the degraded ID-VD and ID-VG curves together will allow a quick visual 
assessment of the behavior of pMOSFET operation under NBTI stress. It can be seen 
from Figure 5.1 and 5.2 that degradation on saturation drain current and linear drain 
current are of different magnitude when the voltage is sweeping from low to high. This 
indicates  that  the  interface  states  generated  by  the  NBTI  stress  is  affecting  the 
pMOSFET saturation and linear mode of operation differently . This correlates well to 
the nature of the flow of charge carriers from source to drain, where less charge carriers 
are involved in linear mode of operation than saturation mode of operation.
At the point of saturation of the drain current and with the gate of pMOSFET 
fully turns on (VG = -1.8V), the reduction in IDSAT is seen to increase with stress time. 
Based on the Reaction-Diffusion model, the reduction in IDSAT shows the increase in 
interface  states  density  as  the  NBTI  stress  applied  longer  (Alam et  al.,  2007).  The 
increase in interface states density is a result of higher number of Si-H bond breakage at 
the interface, creating more silicon dangling bond. The majority of released hydrogen 
species will diffuse away from the Si-SiO2 interface under the influence of gate electric 
field.  From  the  Reaction-Diffusion  model,  the  released  hydrogen  species  may 
70
recombine with silicon dangling bond, but the probability for this  to happen is  low 
when the stress bias remained. As stress time increases, more hydrogen species diffuse 
away from the Si-SiO2 interface, creating higher number of the silicon dangling bond. 
The silicon dangling bond has the tendency to capture holes,  which is  the majority 
carrier  of  conduction  in  pMOSFET.  With  the  reduction  of  holes  in  the  inversion 
channel, the mobility (µ) of holes is reduced and the end result is reduction in IDSAT. The 
mobility has been shown to be linearly correlated to IDSAT in Equation (3.2). This will 
cause the pMOSFET to lose current drive capability in saturation mode, which is a key 
feature for transistor in driving the next stage in logic gate circuit. 
Figure 5.1: ID-VD (VG = -1.8 V) sweep degradation for VG,stress = -3.4 V, 125 oC.
Figure 5.2: ID-VG (VD = -0.1 V) sweep degradation at VG,stress = -3.4 V, 125 oC. 
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In  the  linear  mode  of  operation  of  pMOSFET (where  VD =  -0.1  V),  weak 
inversion is formed in the channel. The linear drain current shows a similar pattern as 
the saturation drain current, where the ID-VG curves show a uniform reduction as the 
stress time progresses. This is expected as the mechanism in creating silicon dangling 
bond and capturing of holes in the inversion channel remains the same in linear mode of 
operation. The mobility of holes in linear mode of operation is being reduced and so is 
the  linear  drain  current  (Equation  (3.1)).  The  linear  mode  of  operation  defines  the 
threshold voltage of the pMOSFET and with the reduction in the linear drain current, 
the VTCI will increase, as it takes higher gate voltage to reach the same drain current that  
will turn on the pMOSFET. In the similar manner, the transconductance will be reduced 
after the NBTI stress, as can be seen in Figure 5.2. This will result in the increment of 
VTEXT after  extrapolation.  The  increase  in  threshold  voltage  and  decrease  in 
transconductance are attributed to the increase in interface states density and the fixed 
charge at the Si-SiO2 interface respectively (Schroder and Babcock, 2003). This will 
affect the switching speed of the pMOSFET.
5.4 Parameter degradation-vs-Stress Time
The degradation curves in Figure 5.1 and 5.2 show the degradation behavior visually, do 
not  allow  the  formulation  of  mathematical  model.  By  using  the  changes  in  key 
parameters (IDSAT, VTEXT and VTCI), the shift in these parameters can be plotted versus the 
stress time for all stress voltages to model the degradation mechanism. Figure 5.3 shows 
the ∆IDSAT-vs-stress time plot from ID-VD sweep for VG,stress = -2.8 V, -3.0 V, -3.2 V and 
-3.4 V. The parameter  degradation (e.g.  ∆IDSAT) is  expressed in  the form of shift  in 
percentage:
 I DSAT =
I DSAT 0 − I DSAT t 
I DSAT 0
∗100 %                             (5.1)
where  IDSAT(0)  is  before  stress,  IDSAT (t)  is  measured  during  interim characterization 
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(JESD90, 2004).
The ∆IDSAT-vs-stress time is plotted in a log-log scale plot as per JESD90, 2004. 
Since not all the stress voltage had been stressed with five 10/0.18 µm pMOSFETs (as 
per the original plan), the average value of ∆IDSAT is used. The fact that all the ∆IDSAT 
data points for each stress voltages line up in a straight line shows that the degradation 
behavior follows the Power law. The equations in Figure 5.3 are in the same form as 
Equation (2.19) and also Equation (5) found in JESD90 (2004). This indicates that the 
interface states, Nit play a dominant role in the degradation of IDSAT. The time exponent, 
n for each of the stress voltage ranges from 0.21 → 0.23, very close to the n value of 
0.25 in Equation (2.18). This again proves that interface states are mainly responsible 
for IDSAT degradation. Similar n value had been reported in the literature (e.g. Kimizuka 
et al., 2000; Schroder and Babcock, 2003), in agreement with these results.
Figure 5.3: IDSAT degradation-vs-stress time, plotted on log-log scale. The equation 
shown is in the form of Power law equation. The black horizontal line indicates the 10% 
shift in IDSAT.
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In  the  similar  manner,  for  linear  mode  of  operation,  the  shift  of  threshold 
voltage, ∆VTEXT and ∆VTCI versus stress time can be plotted on the log-log scale. Similar 
to ∆IDSAT, the average value of ∆VTEXT and ∆VTCI for each stress voltage are used. This is 
shown in Figure 5.4 and 5.5 respectively.  The data point for each stress voltage for 
∆VTEXT-vs-stress time and ∆VTCI-vs-stress time line up in a straight line, showing the 
degradation of threshold voltage follows the Power law as in ∆IDSAT. ∆VTEXT has time 
exponent, n value that ranges from 0.24 → 0.25 and ∆VTCI has time exponent, n value 
that ranges from 0.22 → 0.24. Both show n value that is closer to 0.25 as compared to 
∆IDSAT, indicating Nit is even more dominant in the linear mode than in saturation mode.
Figure 5.4: VTEXT degradation-vs-stress time, plotted on log-log scale.
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Figure 5.5: VTCI degradation-vs-stress time, plotted on log-log scale.
In Section 2.5.3, the time exponent,  n = 0.25 had been derived analytically in 
detail using Reaction-Diffusion model. With  n value close to 0.25 obtained from this 
experiment, the degradation mechanism seen on IDSAT, VTEXT and VTCI is dominated by 
the interface states generation,  which had been explained by the Reaction-Diffusion 
model. Thus, the NBTI degradation behavior on this 0.18 µm CMOS process has been 
modeled into the form that is derived analytically using the Reaction-Diffusion model.
Comparing between the three parameters mentioned above, the degradation on 
IDSAT is the slowest as compared to VTEXT and VTCI for the same stress voltage. This can 
be seen in Figure 5.6 and is in accordance to the  n value of  ∆IDSAT which is slightly 
smaller than n value of ∆VTEXT and ∆VTCI. This shows that threshold voltage in the linear 
mode of operation is more sensitive to the NBTI stress than drive current (IDSAT) in the 
saturation mode of operation. This is in agreement with the literature where majority of 
the reported data are on threshold voltage degradation.
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Figure 5.6: Comparison of degradation between IDSAT, VTEXT and VTCI at stress voltage of 
-3.4 V, 125 °C.
Among the two methods of extracting threshold voltage from ID-VG sweep, VTCI 
shows a slightly shorter time to reach 10% degradation than VTEXT, at the similar rate as 
VTEXT (n exponent is the same). This shows that VTCI is the most sensitive parameter to 
be used to monitor pMOSFET degradation in NBTI stress. This can be seen in recent 
published results  on NBTI,  where VTCI is  the  preferred method to extract  threshold 
voltage as compared to VTEXT (Ang et al., 2005; Brisbin et al., 2008; Ho et al., 2009).
5.5 NBTI Lifetime Extraction
In addition to parameter degradation behavior, it is of the wafer fabrication plant interest 
to gauge the lifetime of pMOSFET under NBTI stress. To extract the lifetime, Time-to-
Fail (TTF) for each VG,stress needs to be determined on the parameter degradation-vs-
stress time plot.  TTF is the time a pMOSFET is considered failing when any of the 
critical parameters exceed specification limit. The general practice for TTF extraction is 
to set a failing criteria (specification limit) for each parameter (JESD90, 2004; Ershov et 
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al., 2003; Tsujikawa et al., 2003). An example is a 10% shift in a particular parameter as 
the device failing criteria. Another approach is to set a certain absolute shift for each 
parameter, e.g. ∆IDSAT = 0.3 mA or ∆VTH = 50 mV as the failing criteria. This approach 
needs an in-depth understanding on the operation of the IC and the technology node 
where  it  is  sensitive  to  such  parameter  shift.  By using  a  generic  approach  in  this 
analysis, the TTF extraction will be based on the 10% shift on IDSAT, VTEXT & VTCI as the 
failing criteria.
In  Figure  5.3,  5.4  and  5.5,  for  each  stress  voltage,  the  value  where  the 
degradation fit line crosses 10% will be plotted on the TTF-vs-VG,stress semi-log plot as 
shown in Figure 5.7. The TTF data lines up in a straight line with y-axis in log scale, 
and this shows the TTF can be related to stress voltage with an exponential dependence 
which can be fitted with an analytical model in the following form (Ershov et al., 2003): 
 = A∗e −X ∗V G                                                  (5.2)
where  τ is the lifetime,  A is a constant and  X is the exponential parameter for stress 
voltage. 
As the TTF data is generated from experiment performed at 125 ºC, this lifetime 
model is valid for this temperature only. The fitting equations found in Figure 5.7 are in 
the same form as Equation (5.2), validating the exponential dependence of TTF to stress 
voltage. The TTF-vs-VG,stress plot will be extrapolated back to the nominal gate operating 
voltage  (Vnom).  For  safeguarding,  this  Vnom is  typically  set  at  10% higher  than  the 
operating voltage (VDD = -1.8 V) for this thin oxide pMOSFET.
V nom = 1.1∗V DD                                                 (5.3)
Hence, the lifetime will be extrapolated back to Vnom = -1.98 V.
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Figure 5.7: TTF-vs-VG,stress plotted on semi-log plot to extract the lifetime at 125 °C. The 
equations shown are in the form of Exponential law equation.
From Figure 5.7, IDSAT has a lifetime that is about 2 order of magnitudes larger 
than VTEXT and VTCI. This again confirms that the degradation during saturation mode is 
less severe than linear mode, indicating the generated interface states have less effect on 
the drain current when the drain current magnitude is high (saturation drain current is 6 
times larger than linear drain current). Though there is a small difference between the 
VTEXT and VTCI lifetime, where VTCI is slightly lower than VTEXT. This indicates that VTCI 
is  the  most  sensitive  parameter  to  NBTI  degradation  and  will  be  used  as  the  key 
monitoring parameter in the later phase of this experimental study.
5.6 The Effect of Temperature on NBTI Degradation
Modern IC is being used at various conditions in actual field application, and may have 
hot spots in circuit design leading to large temperature gradients across a chip, such as 
those on microprocessor or System-On-a-Chip IC. In addition, change in environment 
temperature is also known to affect IC performance and reliability. It will be the interest 
78
f(x) = 4.35E+9.exp(-4.87E+0x)
f(x) = 3.46E+9.exp(-4.63E+0x)
Vnom
f(x) = 3.26E+13.exp(-7.02E+0x)
|V
G,stress
| (V)
VTCI
IDSAT
VTEXT
of the wafer fabrication plant to understand the effect of temperature on this degradation 
mechanism. This can be achieved by extracting the best estimation of thermal activation 
energy to determine the acceleration factor under the common understanding of the 
intended failure mechanism. The acceleration factor will allow the estimation of device 
failure rate in system application (JEP122F, 2010).
5.6.1 Arrhenius Plot on ΔVTCI
Figure 5.8 shows the Arrhenius plot of ΔVTCI, which is plotted against the 1/kBT where 
kB is the Boltzmann constant and T is the temperature in Kelvin. As indicated in Section 
4.7, the range of temperature used is 105 ºC, 125 ºC and 145 ºC, which are shown in 
Figure 5.8. The  ΔVTCI for both stress voltages of -3.0 V and -3.2 V fit nicely into a 
straight  line,  showing  a  strong  dependence  of  NBTI  degradation  on  temperature 
variation. The extraction of activation energy will be discussed in the following section.
Figure 5.8: ∆VTCI-vs-1/kBT plotted on semi-log plot to extract the Ea at VG = -3.0 V, -3.2 
V. The equations shown are in the form of Exponential law equation.
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5.6.2 Arrhenius Model and Activation Energy
The Arrhenius model is built on the theory that a state of equilibrium exists between the 
reactants and product of a reaction, which is separated by a finite energy difference. 
This difference in energy is referred to as the activation energy. The Arrhenius model 
was  originally  formulated  in  the  field  of  chemistry  reaction  study  by  Dr.  Savante 
Arrhenius (Lall et al., 1995) in the following form:
R = R ref∗exp 
−Ea−chrt
k BT
                                         (5.4)
where R is the reaction rate, Rref is the reaction rate at a reference temperature, Ea-chrt is 
the activation energy of chemical reaction, kB is the Boltzmann constant and T is steady 
state temperature. Equation (5.4) has been adopted by other studies in different area 
such a kinetic theory, thermodynamics, diffusion and etc, in the forms that contain the 
exponential term similar to Arrhenius model in Equation (5.4).
Similarly,  the  semiconductor  industry  has  adopted  Arrhenius  model  to 
characterize the effect of temperature on IC reliability. The basic thermal acceleration 
equation  that  describes  the  relationship  between  acceleration  factor  and  activation 
energy is given as below (JEP122F, 2010): 
AT = exp [
−Ea
k B
 1
T st
− 1
T op
]                                   (5.5)
where AT is the thermal acceleration factor,  Ea is the activation energy,  Tst is the stress 
temperature, Top is the operating temperature. Equation (5.5) has been modified further 
to suit the different type of failure mechanisms, such as those discussed in Section 2.3 
(TDDB) and Section 2.4 (EM). 
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5.6.3 The Effect of Thermal Acceleration in NBTI Mechanism
Similar to TDDB and EM, NBTI degradation is strongly influenced by temperature. 
This can be seen from the discussion of analytical solution of Reaction-Diffusion model 
in Section 2.5.3, where both the reaction process (generation of interface states) and 
diffusion process (hydrogen species) are known to be dependent on temperature (Huard 
et al., 2003; Ang et al., 2005). Therefore, the NBTI stress experiments are conducted at 
elevated temperature (e.g.  105  °C, 125 °C, 145 °C) on the 10/0.18  µm pMOSFET, 
much higher than the normal operating temperature (typically quoted at 55 ºC for most 
IC data sheet). This is to accelerate the degradation mechanism, so that the NBTI stress 
experiments will complete in a reasonable amount of time. At elevated temperature, the 
bond  breaking  process  and  diffusion  of  hydrogen  species  response  to  this  thermal 
activation according to  the Arrhenius  model.  As such,  the  transistor  parameter  shift 
under the influence of elevated temperature can be expressed as (Ohring, 1998):
 parameter  A∗exp 
−Ea
k B T
                                     (5.6)
where A is a constant, Ea is the activation energy, kB is the Boltzmann constant and T is 
temperature in Kelvin. By stressing the pMOSFET at the same gate voltage at different 
temperatures, Equation (5.6) can be rewritten as:
 parameter = A∗exp 
−Ea
k B T
                                     (5.7)
With Equation  (5.7),  the  ∆VTCI vs  1/kBT can be  plotted  on a  semi-log plot  and  the 
activation  energy  (Ea)  will  be  easily  extracted  based  on  the  data  from  three 
temperatures, collected for the same stress time. The activation energy is essentially the 
energy that must be overcame in order for the traps to be generated, leading to the shift 
in transistor parameters.
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From Figure 5.8, it can be seen that ∆VTCI strongly depends on temperature as it 
follows the Arrhenius law. The equations shown in Figure 5.8 are in the same form as 
Equation (5.7). Therefore, the Ea at -3.0 V is 0.202 eV and at -3.2 V is 0.221 eV. These 
values  are  close  to  each  other  and  can  be  considered  to  be  in  the  same range,  in 
agreement with Mitani et al. (2002), Schroder and Babcock (2003) and Chakravarthi et 
al. (2004). It shows that regardless of VG,stress, the same mechanism is responsible for the 
VTCI degradation, given the similar Ea value (Strong et al., 2009). This Ea value consists 
both the energy required to dissociate the Si-H bond and the energy for the hydrogen 
species to diffuse from the interface.
5.7 The Effect of Channel Length (L) on NBTI Degradation
The  experiments  performed  so  far  had  been  focused on pMOSFET with  minimum 
channel length, L = 0.18  µm. This device dimension inevitably falls under the Short 
Channel Effect (SCE). Generally,  the description for SCE phenomenon found in the 
literature showed the following characteristics (Acuthan and Bhat, 2007):
• Threshold voltage becomes smaller with channel length reduction.
• Drain current does not saturate.
• Transconductance becomes independent of gate voltage.
The 10/0.18  µm pMOSFET measured at room temperature shows such characteristic, 
where  the  drain  current  does  not  saturate  after  inversion  channel  pinch-off  as  per 
Equation 3.2. In fact, the drain current is increasing linearly for VD < -1.0 V, at a much 
smaller  slope  than the  linear  region (Figure  4.7).  This  is  due to  the channel  length 
modulation, where the effective channel length is reduced after the transistor is pinched- 
off. In the case of short channel device, this reduction is not negligible and accounts for 
a higher percentage of effective channel length loss as compared to long channel length 
device. Thus, for short channel length device, the electric field from the drain has a 
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larger influence on the charge in the inversion channel under the gate. The pinch-off 
point (indicated as VDSAT in Figure 5.9) is moving towards the source when the drain 
voltage continue to increase, creating a modulated distance of  ΔL. By substituting L 
with (L-ΔL) into Equation (3.2), the drain current for short channel device becomes 
(Acuthan and Bhat, 2007):
I D−SCE = Cox
W
L− L
[
V G − V TH 
2
2
]                            (5.8)
Combining Equation (3.2) with Equation (5.8), ID-SCE can be related to IDSAT as below:
I D−SCE =
I DSAT
1− L /L
                                         (5.9)
With ΔL directly proportional to VD, the denominator of Equation (5.9) will be smaller 
when VD increase, hence the drain current will be increasing after pinch-off for short 
channel device.
Figure 5.9: (a) pMOSFET at the point of pinch off. (b) pMOSFET beyond pinch off 
with short channel effect (Acuthan and Bhat, 2007).
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The  results  shown  in  Section  5.4  &  5.5  established  a  baseline  for  NBTI 
degradation  for  short  channel  device,  which formed the majority of  transistors  in  a 
typical IC for such technology node. Long channel length device is rarely used, but in 
certain circuit functionality, such as analog circuit, transistors are designed at larger than 
minimum design rule to minimize the process variation effect on transistor parameter 
(e.g. threshold voltage mismatch). Therefore, an understanding of channel length effect 
on  NBTI  degradation  will  be  of  interest  to  the  wafer  fabrication  plant.  Due to  the 
limitation on the design of the test structure on current wafer sample, the experiment on 
channel length effect can only be extended to 10/10  µm pMOSFET (as explained in 
Section 4.3).
Figure 5.10: Comparison of VTCI degradation between 10/0.18 µm and 10/10 µm at 
stress voltage of -2.8 V & -3.2 V, 125 °C.
Figure 5.10 shows the ∆VTCI-vs-stress time degradation plot for 10/0.18 µm and 
10/10 µm at stress voltage of -2.8 V and -3.2 V. The degradation of 10/10 µm follows 
the Power law, similar to 10/0.18 µm. The extracted time exponent, n is 0.27 and 0.22 
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respectively,  not  very far  off  from the  n value  obtained  for  10/0.18 µm.  From the 
degradation plot, it is observed that the 10/10 µm transistor degrades faster than the 
10/0.18 µm, with the TTF at 10% shift being smaller for 10/10 µm. In other words, for 
the same amount of stress time, the 10/10 µm pMOSFET shows a larger ∆VTCI than 
10/0.18 µm. This result is in agreement with Cellere et al. (2004) and Pan (2006), but 
contradictory to the majority reported results  in the literature (e.g. Yamamoto et  al., 
1999; Sekhar et al., 2004; Ho et al., 2009).
As 10/0.18 µm is suffering from SCE, the NBTI degradation on 10/0.18 µm is 
expected to be more severe. However, comparing with the case of 10/10 µm pMOSFET, 
the degradation of 10/10 µm pMOSFET is more severe. The difference in degradation 
behavior  can  be  explained  by the  role  plays  by fixed  oxide  charge  (N f)  and oxide 
trapped charge (Not) within the gate oxide (Figure 5.11). The fixed oxide charge is the 
charge that is trapped near the Si-SiO2 interface, but not directly adjacent to it. They are 
primarily due to  excess  silicon species  introduced during oxidation and during post 
oxidation heat treatment. Fixed oxide charge represents the transition region from Si to 
SiO2, and this thin region of non-stoichiometric oxide typically consists of SiO2, SiO, 
SiOx. These charges are positive charge and they are called fixed charges because the 
applied gate voltage does not affect their occupancy. The charge density depends on the 
oxidation ambient and temperature, cooling conditions and orientation of silicon surface 
where oxidation occur (Taur and Ning, 1998).
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Figure 5.11: Oxide charge in gate oxide (Taur and Ning, 1998).
On the other hand, oxide trapped charges are positive or negative charge that 
may be due to holes or electrons trapped in the oxide. When electrons are injected (such 
as  avalanche  injection,  Fowler-Nordheim  tunneling,  direct  tunneling,  hot  carrier 
injection) and trap in the bulk of oxide, then Not is negative. If electron-hole pairs being 
generated within the oxide due to ionizing radiation and result in Not, then the Not will 
be  positive  because  electrons  will  move  through  the  oxide  and  out  to  the  silicon 
substrate (in the case of pMOSFET) faster than holes towards the polysilicon where as 
the  holes  will  be  trapped  within  the  oxide.  Thus  the  Not is  positively  charged.  In 
addition, the oxidation condition may also introduce electron traps, such as the moisture 
containing ambient during oxidation process, as reported by Nicollian et al. (1971). The 
presence  of  fixed  oxide  charges  and  oxide  trap  charges  affect  the  potential  in  the 
channel and also act as charged scattering centers. These charges reduce the mobility of 
carriers thus altering the drain current and threshold voltage.
Both Nf and Not have become more significant in long channel length pMOSFET 
due  to  their  larger  quantity.  Chung  et  al.  (2002)  showed  that  Not dominates  in  the 
channel  region and Nit is  responsible  for  damage at  the  interface  near  the  Gate-to- 
Source/Drain overlap region. For 10/0.18  µm pMOSFET, the damage by Nit near the 
Gate-to-Source/Drain overlap region has a greater impact on the transistor parametric 
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degradation. However, for large channel length device like 10/10 µm pMOSFET, Nf and 
Not become dominant and even contribute more damage (as the total Nf and Not become 
larger) to the degradation than the Nit (near the Gate-to-Source/Drain overlap region). 
Both Nf and Not is dependent on process condition and its quantity will increase with 
larger geometry on the channel region (Taur and Ning, 1998).
The  majority  of  the  published  results  on  channel  length  dependence  in  the 
literature (such as Yamamoto et al., 1999; Sekhar et al., 2004) show that large channel 
length  has  smaller  degree  of  degradation.  However  all  these  data  come  from 
measurement on pMOSFET with L < 1 µm. Cellere et al. (2004) perform measurements 
on  a  full  range  of  L (0.16  µm  → 10 µm)  and  show that  ∆VTH decreases  when  L 
increases from 0.16 µm to 0.34 µm. As L increases further from 1 µm, ∆VTH increases 
rapidly and the 10 µm data shows even larger ∆VTH (Figure 5.12).
Figure 5.12: ∆VTH-vs-L at different VG,stress, temperatures and stress time (Cellere et al., 
2004).
The 10/10 µm TTF data for IDSAT and VTCI are extracted the same way as 10/0.18 
µm and TTF-vs-VG,stress is plotted on the semi-log plot (Figure 5.13). Both the IDSAT and 
VTCI lifetime for 10/10 µm are lower than 10/0.18 µm, in agreement with Mooraka et al. 
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(2007). This result confirms the significant role play by Nf and Not in degradation of 
large channel length pMOSFET.
Similar  to  10/0.18  µm,  the  IDSAT lifetime  on  10/10  µm  is  higher  than  VTCI 
lifetime. However, the IDSAT lifetime on 10/10 µm is ~ 1 order of magnitude higher than 
the VTCI lifetime. This is different than  10/0.18 µm, where IDSAT lifetime is 2 order of 
magnitudes higher than the VTCI lifetime. This shows that Nf and Not play a stronger role 
during the saturation mode of operation of pMOSFET as compared to linear mode of 
operation. Therefore, both type of trap charges are more profound during the saturation 
mode of operation of the pMOSFET.
Figure 5.13: TTF-vs-|VG,stress| for lifetime extraction on IDSAT and VTCI, comparing 
10/0.18 µm and 10/10 µm pMOSFET.
From the above results, care has to be taken by the IC designer for analog circuit 
to factor in the higher degree of NBTI degradation on long channel length pMOSFET. 
For  the  wafer  fabrication  plant,  a  thorough  characterization  on  channel  length 
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dependence  needs  to  be  performed on a  wide  range of  channel  length,  in  order  to 
determine the worst  case channel  length for a particular  technology node.  This will 
greatly help the IC designer in deciding the design of circuit with long channel length 
pMOSFET.
5.8 The Effect of Gate oxide Thickness on NBTI Degradation
In modern CMOS IC, due to the requirement for the IC to operate in optimum speed for 
a particular technology node and also to maintain the robustness in interfacing with 
other IC components, the core transistor is typically designed to the minimum channel 
length (Lmin) allowable by the technology node. The Input/Output circuitry which is at 
higher operating voltage will be designed with thicker gate oxide at channel length ~ 2 
times of Lmin. This is to ensure the Input/Output circuitry will be able to operate at the 
same voltage  level  as  what  other  IC components  are  using.  As such,  the  operating 
voltage of thick oxide pMOSFET will be higher than thin oxide pMOSFET (Annema et 
al., 2005). 
The gate oxide thickness is directly affecting the operation of pMOSFET, where 
both threshold voltage and drain current are related to Cox (see Equation (3.1), (3.2), 
(3.3) and (5.8)). The capacitance of the gate oxide is inversely dependent on the gate 
oxide thickness as follow:
Cox =
ox0
T ox
                                              (5.10)
where  εox is the silicon oxide permittivity,  ε0 is the vacuum permittivity and Tox is the 
gate oxide thickness. By lowering the gate oxide thickness, the drain current will be 
increased  and  threshold  voltage  will  be  reduced,  allowing  the  transistor  to  achieve 
higher  current  driving  capability  and  switching  faster.  This  will  improve  the 
performance of IC operation if the majority of transistors are designed with minimum 
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channel length at thin gate oxide as allowable per the technology node.
Table 5.1 shows the comparison between thin oxide and thick oxide pMOSFET 
for this wafer sample. As can be seen from Table 5.1, the operating voltage of thick 
oxide pMOSFET has been set  at  -3.3 V, so that the effective electric field is  about 
equivalent to thin oxide pMOSFET. Therefore, to do an accurate comparison on NBTI 
degradation between the two type of transistors with different oxide thicknesses and 
different processes, it can only be done on the basis of equal electric field across the 
gate oxide (Eox) (Reisinger et al., 2009). Hence the stress voltage for thick oxide is -5.0 
V, -5.32 V, -5.7 V and -6.07 V, where the electric field on three of its VG,stress are closed 
to those used in 10/0.18 µm tests.
Table 5.1: Comparison between thin oxide and thick oxide.
Parameters Thin oxide Thick oxide
Minimum Channel length, Lmin 0.18 µm 0.30 µm
Gate oxide Thickness, Tox 2.9 nm 5.6 nm
Operating Voltage, VDD -1.8 V -3.3 V
Electric Fields at VDD 6.1 MV/cm 5.89 MV/cm
VG,stress,1 -2.8 V (9.49 MV/cm) -5.0 V (8.93 MV/cm)
VG,stress,2 -3.0 V (10.17 MV/cm) -5.32 V (9.5 MV/cm)
VG,stress,3 -3.2 V (10.85 MV/cm) -5.7 V (10.18 MV/cm)
VG,stress,4 -3.4 V (11.53 MV/cm) -6.07 V (10.84 MV/cm)
The results of NBTI stress for thick oxide pMOSFET is shown in Figure 5.14. 
The 10/0.30 µm pMOSFET VTCI degradation follows the Power law, with n exponent = 
0.25 for both VG,stress. This shows that the same phenomenon observed on 10/0.18 µm is 
responsible for the NBTI degradation on 10/0.30 µm pMOSFET. However, 10/0.30 µm 
pMOSFET shows a faster degradation for both VG,stress as compared to 10/0.18 µm at the 
same Eox, in agreement with Huard et al. (2006). This indicates that other factor, such as 
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difference in process condition (which results in changes of Nf and Not level), might also 
be contributing to the  10/0.30 µm pMOSFET NBTI degradation. Huard et al. (2006) 
pointed out that Nit generation is identical for the same oxide electric field when the gate 
oxide thickness is increased (Tox = 2.3 nm → 10 nm) and Nit is not the sole root cause of 
pMOSFET parameters shift under NBTI stress (Figure 5.15).
Figure 5.14: Comparison of VTCI degradation between 10/0.18 µm (thin oxide) and 
10/0.30 µm (thick oxide) for Eox of 9.5 MV/cm and 10.85 MV/cm.
The additional mechanism involves in NBTI degradation can be attributed to the 
positive charges  induced during  the stress  by holes  trapping into  the oxide.  This  is 
because under NBTI stress condition, the holes will be pulled towards the gate oxide 
from the substrate, interacting with Si-H to generate the Nit and some may gain enough 
thermal  energy to tunnel into gate  oxide under  the elevated thermal ambient.  These 
holes may be trapped in the oxide by existing traps (created during fabrication process) 
or traps created due to the tunneling mechanism. By applying a varying frequency on 
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the gate voltage, Huard et al. (2006) demonstrate that majority of the trapped holes are 
due to existing traps prior to stress and traps generation during stress is relatively small 
for pure SiO2.
Figure 5.15: Interface trap generation for pMOSFET with pure and nitrided oxides over 
a wide range of gate oxide thickness (Huard et al., 2006).
For this wafer sample with dual gate, the gate oxide for thin oxide and thick 
oxide is grown separately. The thick oxide area is grown with Wet Oxidation while the 
thin oxide area is grown with Dry Oxidation. This strategy is being employed because 
the process time for Wet Oxidation is about 10 times shorter than Dry Oxidation for the 
same thickness. By using Wet Oxidation on thick oxide, the cost of manufacturing is 
reduced, as well as the cycle time to process the wafer. However, the Wet Oxidation 
process  that  used to  grow the  thick  oxide  is  known to  enhance  NBTI  degradation. 
Kimizuka et al. (2000) show results that Wet Oxidation has higher ∆VTH as compared to 
Dry Oxidation.  Furthermore,  Sasada et  al.  (1998) perform experiments using silicon 
nitride  layer  to  block  migration  of  moisture  from  subsequent  process  (backend 
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metallization  processes)  into  the  gate  oxide.  pMOSFET without  the  silicon  nitride 
blocking layer shows a much larger ∆VTH than those with silicon nitride blocking layer. 
These results point to the water species have a tendency of creating traps within the gate 
oxide  and  enhance  NBTI  degradation.  These  reported  findings  from  the  literature 
correlate well to the results shown in Figure 5.14. Also, with faster reaction rate during 
Wet oxidation, there will be more imperfections or crystal lattice defects in the gate 
oxide  that  will  interact  with  the  water  species  to  create  oxide  traps.  Therefore,  the 
enhanced  degradation  seen  on  10/0.30  µm pMOSFET is  primarily  due  to  the  pre-
existing traps created during Wet oxidation and also thicker gate oxide that results in 
higher Not:Nit ratio as compared to 10/0.18 µm.
Figure 5.16: TTF-vs-EG,stress for lifetime extraction on IDSAT and VTCI, comparing 10/0.18 
µm and 10/0.30 µm pMOSFET.
For lifetime extraction, the TTF of the 10/0.30  µm thick oxide pMOSFET is 
plotted against  the electric  field at  stress  voltage (EG,stress)  in  Figure 5.16.  This  is  to 
facilitate the comparison with  10/0.18 µm, where its TTF is also plotted against the 
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EG,stress. Similar to 10/0.18 µm, the lifetime for IDSAT is higher than VTCI for 10/0.30 µm. 
This  means  that  regardless  the  thickness  of  gate  oxide,  the  linear  operation  of  the 
transistor is always more sensitive than the saturation operation in NBTI degradation. 
Due to the faster degradation seen on 10/0.30  µm, both the IDSAT and VTCI lifetime is 
lower than those of 10/0.18 µm. With the lower extracted lifetime on 10/0.30 µm, this 
further confirms that Not plays  a more significant role than Nit in thick oxide NBTI 
degradation  as  compared to  thin  oxide,  primarily due to  the higher  number of  pre-
existing oxide traps. Hence the wafer fabrication plant has to control the Wet oxidation 
process to minimize trap generation and the IC designer needs to take extra care in 
designing the Input/Output circuitry to avoid excessive/prolong high voltage level on 
the gate of thick oxide pMOSFET.
5.9 Optimized ID-VG (VTHopt) to Reduce “Dead” Time
As  discussed  in  Section  3.7.1,  the  Conventional  DC Stress-Measure-Stress  method 
exhibits a rather long “dead” time, due to the complete I-V characteristics (ID-VD, ID-VG) 
being measured with voltage sweeping from 0 → -1.8 V. The time taken to perform ID-
VD and ID-VG sweep measurements can be up to ~ 9 sec on the Keithley 4200 SCS. 
Such a long “dead” time in between the stress  cycle  will  result  in  recovery of  the 
degradation  and  may  cause  an  over  estimation  or  under  estimation  of  lifetime 
extraction. Ershov et al. (2003) show a 3 times increase in lifetime extraction with long 
“dead” time measurement. A long “dead” time allows more recovery to take place and 
this recovery is caused by the repassivation of some of the Si dangling bond (N it) by 
hydrogen. The hydrogen diffuses back into the Si dangling bonds as per the Reaction-
Diffusion model to form Si-H bonds. Also the detrapping of holes from oxide traps (Not) 
when the stress is removed during interim monitoring measurement in between stress 
cycles (Tsujikawa et al., 2003) may contribute to the recovery as well.
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The results in Section 5.4 show that threshold voltage (linear mode of operation) 
is the critical parameter to be monitored for NBTI degradation. By omitting the ID-VD 
sweep during the monitoring measurement in between stress cycles, this “dead” time 
can be reduced by half. To reduce the “dead” time further, a short range of ID-VG sweep 
that centers on the extracted VTCI before stress (instead of sweeping from 0 V up to 
nominal operating voltage) is employed. By omitting the full ID-VD sweep and using this 
optimized ID-VG sweep, the “dead” time during the monitoring measurement phase is 
reduced to approximately 1 sec.
The  following  sections  will  show  the  Optimized  ID-VG sweep  experimental 
results with shorter “dead” time. Optimized ID-VG sweep is being used due to its simple 
setup  and  easy  implementation  and  also  the  fact  that  VTCI is  the  most  sensitive 
parameter, due to the lowest lifetime obtained in Section 5.4. For clarity sake, the VTCI 
degradation  obtains  from Optimized  ID-VG sweep  will  be  named  as  VTHopt and  will 
compare to VTCI degradation from the Conventional DC Stress-Measure-Stress method. 
The extracted lifetime between the two will also be compared.
5.9.1 Optimized ID-VG Sweep Measurement Results and Discussion
The VTHopt degradation data obtained from Optimized ID-VG sweep method is plotted on 
the log-log scale (Figure 5.17). The VTHopt degradation follows the Power law, same as 
those  seen  in  Conventional  DC  Stress-Measure-Stress  method.  However,  the  time 
exponent, n is lower, falls into the range of 0.186 to 0.192. This results are in agreement 
with Varghese et al. (2005), where shorter “dead” time will reduce the n exponent. To 
show  the  comparison  with  Conventional  DC  Stress-Measure-Stress,  the  VTCI 
degradation at -3.2 V and -2.8 V for both method is shown in Figure 5.18.
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Figure 5.17: Shift in VTHopt vs Stress Time on a log-log plot. The time exponent, n is 
ranged from 0.186 to 0.192.
Figure 5.18: VTCI vs VTHopt degradation at -3.4 V and -3.0 V.
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The VTHopt shows a faster  degradation  as  compared to  the  Conventional  VTCI 
degradation,  especially  during  the  initial  phase  of  stress.  This  difference  can  be 
attributed to the recovery that is taking place when the stress was removed to perform 
the  ID-VG measurement.  In  Optimized  ID-VG sweep  where  the  recovery  is  reduced, 
higher shift  in VTHopt can be seen as most of the traps (Nit and Not) created are still 
present. This is especially true during the initial phase of the stress, where shift in VTHopt 
is mainly responsible by the reaction process (breaking of Si-H bond to create interface 
traps), as per the Reaction-Diffusion model. When the stress progresses longer, the rate 
of shift in VTHopt is reduced as the reaction process becomes saturated and the shift of 
VTHopt becomes a diffusion limited process of hydrogen species. 
In  the  case  of  Conventional  VTCI,  the  long  “dead”  time  allows  more  of  the 
generated Nit and Not to be annealed, resulting in smaller shift in VTCI especially during 
the initial phase of stress (Parthasarathy et al., 2005). However, in the later phase of the 
stress, more and more Nit and Not are generated and the repassivation and detrapping 
process  become  limited  by  the  “dead”  time,  which  is  constant  for  all  monitoring 
measurement phase. Hence the shift in VTCI is slowly catching up with those in VTHopt. 
As the reaction process becomes saturated like the VTHopt (at a later time), the shift of 
VTCI is expected to be comparable with VTHopt. 
5.9.2 Statistical Analysis on Comparing ΔVTHopt and ΔVTCI
To answer the question whether ΔVTHopt and ΔVTCI will converge if longer stress time is 
applied, statistical analysis employing hypothesis testing (t-test) on the mean of ΔVTHopt 
and ΔVTCI at specific time interval (e.g. 100 sec, 1000 sec, 2000 sec or 5000 sec) will be 
performed. For this experimental study, the actual variance of the ΔVTHopt and ΔVTCI 
population is unknown. Therefore, the hypothesis testing will need to be proceeded in 
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two stages: Stage 1 is the F-test on sample variance and Stage 2 is the t-test on sample 
mean (Montgomery and Runger, 2010). The F-test is to allow the proper equations to be 
used in t-test according to the assumption chosen, based on the result from F-test.
Stage 1: Assuming the  population  variance  for  ΔVTHopt is  σ12 and  ΔVTCI is  σ22 ,  the 
hypothesis will be as below:
Null hypothesis, Ho : σ12 = σ22                                                                     (5.11)
Alternative hypothesis, HA : σ12 ≠ σ22                                                          (5.12)
The test statistic, Fo is the ratio of sample variance, S12 and S22 (Montgomery 
and Runger, 2010):
F o =
S 1
2
S 2
2                                                   (5.13)
With 3 runs for each stress voltage for VTHopt and VTCI, and the significance 
level (α) of 0.05 in making an error, the Fcrit is 0.026 for lower tail and 39 for 
upper tail of the  F distribution. If the  Fo value is in between these two  Fcrit 
values (0.026 < Fo < 39, Figure 5.19), the null hypothesis will not be rejected, 
at  the  0.05  level  of  significance.  Table  5.2  showed  the  Fo results  for  the 
selected time intervals, based on the ΔVTHopt and ΔVTCI data in Figure 5.18.
Figure 5.19: F distribution showing example of rejection area for hypothesis testing.
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Table 5.2. Test statistic, Fo for the specified time interval at -3.4 V and -3.0 V.
The Fo value in Table 5.2 is out of the rejection area of the F-distribution. This 
means  that  the  null  hypothesis  cannot  be  rejected  at  the  0.05  level  of 
significance. In other words, there is no strong evidence to indicate that the 
variance between ΔVTHopt and ΔVTCI are significantly different.
Stage 2: The hypothesis testing in Stage 1 indicates the variance of ΔVTHopt and ΔVTCI 
can be assumed to be approximately equal. Therefore, the test statistic (to) to 
compare the mean of two sample with the assumption that the variance are 
unknown but assumed to be approximately equal is (Montgomery and Runger, 
2010):
t o =
A1−A2
S p 1n1 1n2                                           (5.14)
S p
2 =
n1−1S1
2n2−1S 2
2
n1n2−2
                               (5.15)
where  Ā1 and  Ā2 are mean of the sample,  n1 and  n2 are sample size,  Sp2 is 
pooled variance.
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Time Variance
-3.4V 100 sec 0.071 0.32
0.224
1000 sec 0.614 1.43
0.430
2000 sec 1.003 0.99
1.011
-3.0V 100 sec 0.421 1.25
0.337
1000 sec 0.684 1.34
0.509
5000 sec 1.156 2.12
0.544
VG,stress VTH Fo
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
With  this  assumption,  the  hypothesis  to  assess  the  mean  of  ΔVTHopt is 
significantly larger than the mean of ΔVTCI is:
Null hypothesis, Ho : µ1 ≤ µ2                                                                       (5.16)
Alternative hypothesis, HA : µ1 > µ2                                                           (5.17)
With 3 runs for each stress voltage for VTHopt and VTCI, and the significance 
level  (α) of  0.05 in  making an error,  the  tcrit is  2.13 for right  tail  of  the  t 
distribution. If the to value is larger than this tcrit value (Figure 5.20), the null 
hypothesis will be rejected, at the 0.05 level of significance. Table 5.3 shows 
the  to results for the selected time intervals, based on the ΔVTHopt and ΔVTCI 
data in Figure 5.18.
Figure 5.20: t distribution showing example of rejection area for hypothesis testing.
The to value in Table 5.3 is within the rejection area of the t-distribution. This 
means that the null hypothesis is rejected at the 0.05 level of significance. In 
other words, there is strong evidence to indicate that the mean of ΔVTHopt is 
significantly larger than mean of ΔVTCI. 
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Table 5.3. Test statistic, to for the specified time interval at -3.4 V and -3.0 V.
The to value in Table 5.2 is an indication of the magnitude of difference between 
ΔVTHopt and ΔVTCI. If the to value is further away (to the right side of the t distribution) 
from the tcrit, then the ΔVTHopt is much larger than ΔVTCI. For both VG,stress of -3.4 V and 
-3.0  V,  the  to value  is  inversely  proportional  to  stress  time,  i.e.  to is  smaller  with 
increasing time. Therefore, statistically, it can be concluded that the ΔVTHopt and ΔVTCI 
will converge if the stress time is large (e.g. 100,000 sec). The extrapolated degradation 
line (fitted with Power law) in Figure 5.18 also projects that the convergence of both 
type of degradation. This observation is in agreement with Reisinger et al. (2009) where 
VTH degradation on fast measurement (with 1 µsec “dead” time) and slow measurement 
(with 1 sec “dead” time) will coincide at 1,000,000 sec.
This result shows that by using measurement method that shorten the “dead” 
time, experimental stress time can be reduced as either fast or slow measurement will 
yield approximately the same shift in VTCI and VTHopt when stress time is long. This is 
the reason why the research community is always striving to bring down the “dead” 
time in order to quantify the true degradation in VTH (minimizing the recovery effect), 
so that an accurate model can be developed. This in turn will allow the accelerated 
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Time Mean Variance
-3.4V 100 sec 10.85 0.071 0.147 4 10.18
7.66 0.224
1000 sec 16.78 0.614 0.522 4 5.90
13.3 0.430
2000 sec 19.13 1.003 1.007 4 4.21
15.68 1.011
-3.0V 100 sec 6.96 0.421 0.379 4 3.26
5.32 0.337
1000 sec 10.7 0.684 0.597 4 2.86
8.89 0.509
5000 sec 14.46 1.156 0.850 4 2.31
12.73 0.544
VG,stress VTH Sp df to
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
ΔVTHopt
ΔVTCI
stress time to reduce, thereby saving time and money in running reliability stress test. 
As such, due to the recovery effect on NBTI degradation, many different measurement 
methods have been developed (as described in Section 3.7) by the research community.
5.9.3 Lifetime Extraction on VTHopt
The difference  in  VTCI and  VTHopt degradation  between the  two methods  will 
affect the lifetime extraction. The lifetime extraction will be based on the TTF criteria 
(as described in Section 5.4), and typically the stress test will not stop until the device 
reaches the failing criteria, which usually takes very long time especially at low stress 
voltage. With the faster degradation on VTHopt, its TTF will be smaller comparatively. 
This result is shown in Figure 5.21.
Figure 5.21: TTF-vs-VG,stress for lifetime extraction on VTCI and VTHopt.
From the extrapolation to the operating voltage, the lifetime for VTHopt is larger 
than VTCI, even though the TTF for all VG,stress is smaller. This is different than the results 
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in thick gate oxide (Section 5.7), where its TTF is smaller, resulting in smaller extracted 
lifetime. Comparing between Figure 5.14 and Figure 5.17, the big difference lies in the 
n exponent. For thick oxide pMOSFET (Figure 5.14), the n exponent is ~ 0.25 (similar 
to VTCI for thin oxide pMOSFET). Where as for VTHopt, the n exponent is ~ 0.19 (Figure 
5.17). The n exponent value has a strong effect in lifetime extrapolation and can be an 
indication on lifetime extraction as well. 
The VTHopt lifetime is preferable than the VTCI lifetime due to the fact that this 
measurement method reflects closer to the actual degradation seen by the pMOSFET, 
with less recovery. This results show that measurement technique with long “dead” time 
will result in a significant under estimation of lifetime. This is another reason why the 
research  community is  striving to  develop measurement  technique with  the shortest 
“dead” time. The VTHopt lifetime obtained from this experiment is in agreement with 
Reisinger et al. (2009), where the lifetime extracted from fast measurement (with 1 µsec 
“dead” time) is at least 1 order of magnitude higher than slow measurement (with 1 sec 
“dead” time). In summary, measurement with long “dead” time is not desirable in NBTI 
stress test, due to the under estimation of device operating lifetime and allowing more 
recovery to take place (Ershov et al., 2003).
5.10 Implication of this Research Work to the Industry
To date, this research work has performed an experimental characterization on the 0.18 
µm dual gate CMOS process wafer through a systematic methodology and devises a 
method to  perform NBTI with  shorter  “dead” time (Optimized ID-VG sweep).  Such 
extensive  study  can  be  adopted  by  the  wafer  fabrication  plant  during  the  process 
development and qualification of new wafer fabrication process as well as monitoring 
the NBTI performance during mass production.
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An extensive characterization as the one performed in this research work during 
the development of new wafer fabrication process will allow the wafer fabrication plant 
to  determine which transistor  parameters  are  more sensitive to  NBTI stress.  This is 
important as it provides valuable information to the wafer fabrication process designer 
on the transistor current driving capability,  switching speed and tolerance to leakage 
under  NBTI condition. With that knowledge, the wafer fabrication process designer can 
decide which area in the wafer fabrication process that needs further improvement. 
From the discussion in Section 5.9.1, NBTI stress test that utilizes Optimized ID-
VG sweep can be applied to the wafer process qualification, which is the last phase of 
the process development.  A smaller set of experiments that consist  of the minimum 
channel length transistor for each of the operating voltages can be subjected to NBTI 
stress at one elevated temperature, on wafer with the new improvement. This will allow 
the wafer fabrication plant to validate the improved wafer process at a much shorter 
time than tests done during process development. Subsequent to this, when the wafer 
fabrication process enters into mass production, monitoring of NBTI performance can 
also  be carried  out  using this  Optimized ID-VG sweep method,  where  the following 
considerations will be discussed.
First  and  foremost,  the  saturation  drain  current  (IDSAT)  degradation  had been 
shown to be much less severe as compared to threshold voltage. This means that the 
wafer fabrication plant do not need to perform the IDSAT measurement when monitoring 
the NBTI performance during mass production, as the results in earlier sections showed 
that  VTCI is  the  most  sensitive  parameter  towards  NBTI  degradation.  Secondly, 
Optimized  ID-VG sweep  measurement  method  can  be  used  during  interim 
characterization  of  the  monitoring  measurements,  as  threshold  voltage  is  the  only 
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parameter required to be measured. This is coupled with the fact that Optimized ID-VG 
sweep measurement can be easily set  up in any tester with parametric measurement 
capability. Furthermore, VTHopt extracted from Optimized ID-VG sweep method produces 
more accurate lifetime extraction. With its capability to capture more actual degradation 
during the initial phase of the stress, Optimized ID-VG sweep allows the choice of setting 
lower VG,stress,  lower temperature or even cutting down the total stress time (with its 
characteristic of reaching TTF criteria faster). Lowering the VG,stress to the level that is 
closed to the operating voltage has the advantage of getting closer to the actual lifetime 
(Reisinger et al., 2009).
One aspect that the wafer fabrication plant needs to consider is the large sample 
size for monitoring the NBTI degradation performance during mass production. To do 
that, one needs to run the NBTI test on a group of pMOSFET (e.g. 10 transistors) on 
one wafer from a lot at a specific time frequency (e.g. 1 lot/week). This will result in 
long test time if Conventional DC Stress-Measure-Stress method is used. By employing 
Optimized ID-VG sweep method, the NBTI test can be done at lower temperature and the 
test time can be reduced by selecting higher VG,stress. This short stress test can be run on 
production wafer (where pMOSFET test structure is available on the scribe lane) using 
production tester (which typically capable of testing at temperature as high as 70 ºC – 
80  ºC).  Therefore,  by  incorporating  Optimized  ID-VG sweep  into  production  test 
program, the engineer can configure the test flow in such a way (with the option to turn 
on or off the NBTI test) that a number of lot will be tested in one week or one month 
(e.g. 1 wafer/lot on a weekly basis). In this manner, the wafer fabrication plant will be 
able  to  monitor  the  NBTI  degradation  performance on a  periodical  basis,  with  just 
investing a small amount of production tester time. Furthermore, by having NBTI test 
(with  Optimized  ID-VG sweep  method)  as  part  of  the  production  test  program,  the 
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engineer can easily use it  as part  of the analysis  for any abnormal lot  that fails  the 
production test (if it has not been tested for NBTI).
In a nutshell,  the wafer  fabrication plant can implement the NBTI test  (with 
Optimized ID-VG sweep) into the production tester for periodical monitoring and also on 
the bench parametric tester for engineering study and qualification, without investing 
any additional hardware and software. The results from this research have demonstrated 
the  feasibility  of  performing  Optimized  ID-VG sweep  measurement  on  0.18  µm 
pMOSFET  and  it  is  believed  that  this  method  can  be  applied  to  newer  process 
technology node, like 0.13 µm, 0.11 µm or smaller.
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Chapter 6. Conclusion and Future Work
This NBTI characterization study achieved its initial goal of setting up NBTI testing 
capability,  with  measured  data  correlated  with  those  from  the  industry.  The  same 
equipment setup can be used to perform other wafer level reliability stress tests, such as 
Time-Dependent  Dielectric  Breakdown  (TDDB),  Hot  Carrier  Injection  (HCI), 
Electromigration (EM) and etc.
The NBTI characterization study had built up a baseline degradation data on 
0.18 µm thin oxide pMOSFET using Conventional DC Stress-Measure-Stress method. 
The results showed that increase in interface states generation and holes trapping by 
pre-existing  oxide  traps  were  mainly  responsible  for  the  degradation  seen  on  key 
transistor  parameters,  such as drive current  in  saturation mode (IDSAT)  and threshold 
voltage in linear mode (VTEXT, VTCI). The degradation in these parameters showed the 
time exponent,  n value was very close to 0.25,  a  typical  value seen on the shift  in 
interface  states  and  this  value  had  been  derived  analytically  using  the  Reaction-
Diffusion model.  Thus,  the degradation  behavior  on this  0.18  µm dual  gate  CMOS 
wafer was validated to be able to explain by the widely used Reaction-Diffusion model, 
which cannot be achieved through VTH Stability test.
Further  analysis  on  the  data  showed  that  the  degradation  seen  on  IDSAT in 
saturation mode was less severe than degradation seen on threshold voltage in linear 
mode, as IDSAT lifetime was 2 order of magnitudes larger than threshold voltage lifetime 
(VTEXT, VTCI). Therefore, the wafer fabrication plant needs to focus on improving the 
robustness of pMOSFET linear mode of operation by finding ways to reduce interface 
states  and  pre-existing  oxide  traps  generation.  Also,  among  the  threshold  voltage 
measurement method, VTCI was shown to be most sensitive for NBTI degradation.
107
The experiments performed with different temperature had showed the strong 
dependence of NBTI degradation on temperature and similar to other reliability failure 
mechanisms,  it  followed  the  Arrhenius  law.  Contrary to  most  reported  work  in  the 
literature, experimental results on long channel length showed a worst than expected 
NBTI  degradation.  This  can  be  attributed  to  the  position  of  interface  trap  which  is 
concentrated near the drain side and the higher contribution of fixed oxide charge and 
oxide trapped charge for long channel length pMOSFET. In addition, experiments on 
thicker  gate  oxide  pMOSFET showed a  much worst  NBTI  degradation  and can  be 
concluded as the difference in gate oxidation process,  where higher number of oxide 
trapped charge is found on thick gate oxide (Wet oxidation) as compared to thin gate 
oxide (Dry oxidation).
Lastly,  the  evaluation  to  minimize  the  measurement  “dead”  time  using  the 
advance methods was found to be not feasible to implement on current equipment set. 
In an attempt to assess the impact of measurement “dead” time on NBTI degradation, an 
Optimized  ID-VG sweep  (VTHopt)  measurement  method  was  proposed  here,  without 
additional  hardware  or  software  introduced  into  the  Keithley  4200  SCS.  The 
experimental results showed that VTHopt produced faster degradation as less recovery was 
taking  place.  The  extracted  lifetime  was  surprisingly  higher  than  the  VTCI lifetime 
obtained from Conventional DC Stress-Measure-Stress method, due to the lower time 
exponent value. The characteristics of this Optimized ID-VG sweep method allow it to be 
easily incorporated into wafer fabrication plants' production tester and also bench tester. 
This enables periodical monitoring of NBTI degradation performance and also performs 
engineering and qualification study. 
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With  the  results  presented  above,  this  research  work  had  achieved  all  the 
objectives outlined in Chapter 1, in setting up the NBTI testing capability, gaining an in 
depth  understanding  of  NBTI  degradation,  validated  the  0.18  µm dual  gate  CMOS 
wafer  sample  to  be  adhered  to  Reaction-Diffusion  model,  assessed  the  effect  of 
temperature, channel length and gate oxide thickness and also proposed the Optimized 
ID-VG sweep  measurement  method  to  be  used  by  wafer  fabrication  plants,  without 
additional cost incurred.  The results  of this research had been published in ASQED 
2011 and a journal paper had been submitted to International Journal of Electronics.
6.1 Recommendations on Future Work
Below are  some of  the  recommendations  on  future  experimental  study that  can  be 
carried out, to further expand the scope of this research work which may include other 
methods and availability of wafer sample at more advanced technology node.
1. This  characterization  study  can  be  extended  to  wafers  fabricated  at  more 
advanced technology node,  for example 0.13  µm, 0.11  µm and beyond.  The 
industry has made a major change on these technology nodes, namely changing 
the gate oxide from pure SiO2 to silicon oxynitride (SiOxNy). This change is to 
mitigate the short channel effect when the channel length is scaled down further 
for higher switching speed. With shorter channel length, the gate oxide thickness 
has  to  be thinner  so that  the  threshold voltage  can be lower  to  improve the 
switching speed. With pure SiO2, thinner oxide (typically < 2 nm) will result in 
higher gate leakage as direct tunneling will take effect. By introducing nitrogen 
into  the  gate  oxide,  the  effective dielectric  constant  of  SiOxNy will  increase, 
allowing the physical SiOxNy thickness to increase so that the electrical SiOxNy 
thickness is thinner. In this way, the threshold voltage will be lowered at these 
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advance nodes and the physically thicker SiOxNy will minimize the gate leakage. 
Because of this gate oxide material change, the NBTI degradation mechanism 
may be different than pure SiO2. An extensive characterization such as the one 
carried out in this research will enable a full understanding on this gate material 
change. 
2. As pointed out in the results and discussion of channel length dependence and 
gate oxide thickness dependence in previous sections, the NBTI degradation is 
contributed by interface states generation and holes trapped in pre-existing oxide 
traps.  To  quantify  the  contribution  by  interface  states,  charge  pumping 
measurement method can be used. Section 3.4 described the charge pumping 
measurement method and this will require a pulse generator unit to be connected 
to  the  Keithley  4200  SCS.  By  quantifying  the  Nit during  the  stress,  the 
contribution of Not will be known and its behavior can be studied.
3. The Keithley 4200 SCS has the software option to perform On-The-Fly (OTF) 
measurement. Unfortunately, this is not available in the current system and will 
require additional cost to acquire this  software option.  Alternatively,  one can 
customize the test flow by learning the programming aspect of Keithley 4200 
SCS. By customizing the test flow that follows the way OTF is performed, the 
comparison  can  be  made  between  Conventional  DC SMS,  Optimized  ID-VG 
sweep and OTF. Similarly, the Fast Switching measurement method as described 
in Section 3.7.3 may also be customized into the Keithley 4200 SCS.
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